


Verificación con I/O de texto


**Procesado Digital de la Señal
en FPGA**

2021/2022

Flujo de verification



Flujo de verification



Verilog system functions for file I/O

Open a file

- \$fopen opens an existing file for reading ("r") or writing ("w")
 - it returns an integer containing the file number or 0 if there was an error
- ```
integer f;
f = $fopen("filename","r");
```

## Read formatted text

- \$fscanf reads formatted text from the file according to the format and writes the results to args
  - it returns the number of successful assignments performed
- ```
integer read_data, scan_num;  
scan_num = $fscanf(f, "%d\n", read_data);
```


%d	→ decimal
%b	→ binary
\n	→ newline

Test for end of file


- \$feof tests for end of file
 - If an end-of-file has been reached while reading from the file, a non-zero value is returned; otherwise, a 0 is returned
- ```
$feof(f);
```

**More info:** Reading files from Verilog models (<http://www.angelfire.com/in/verilogfaq/pli.html>)

# Test Bench con I/O texto





proceso "initial": prepara el sistema e indica el comienzo de la lectura del fichero de datos





contador de muestras procesadas  
 contador de errores en la salida del UUT  
 Indicador de final de simulación

el final de simulación para e clk



# Entrada de datos



# Salida de datos



# Cuenta y monitorización de errores





# Fin de la simulación

```
always@ (END_SIM)
 if (!END_SIM)
 begin
 $display("Number of checked samples ", "%d", sample_cnt);
 $display("Number of errors ", "%d", error_cnt);
 end
endmodule
```

Mensaje en consola  
del simulador:

```
Number of checked samples 100
Number of errors 0
```

