

Arithmetic circuits

**Procesado Digital de la Señal
en FPGA**



2021/2022

Arithmetic circuits

1. Maximum working clock frequency of a circuit
2. Pipeline, throughput and latency
3. Two's complement
4. Conversions unsigned-signed
5. Shift operator
6. Changing the word-length
7. Addition
8. Multi-operand addition
9. Multiplication
10. Sum of products

Timing: Maximum working frequency?

Synchronous digital circuits always transfer data between registers synchronized by a clock signal



$$T_{p_min} = t_{pFF} + t_{p_LCR} + t_{su}$$


$$F_{max} \leq 1/T_{p_min}$$

T_{p_min} : minimum amount of time to sample the data successfully


Increasing the working frequency: pipeline, throughput and latency

Ex: $Y = (A \cdot B + C)^{1/2}$

$$T_p = t_{pFF} + t_{mult} + t_{sum} + t_{root} + t_{setupFF}$$



Pipelining



Critical path


$$T = \max\{T_{p1}, T_{p2}, T_{p3}\} < T_p$$

$$F_{max} = 1/T$$

Latency!

The 1st data is outputted 2 cycles later

Increasing the working frequency



Numeric representation

Given $A=(a_3 a_2 a_1 a_0)$:

Unsigned: $A= a_32^3+a_22^2+a_12^1+a_02^0$

Signed (2'C): $A= -a_32^3+a_22^2+a_12^1+a_02^0$

2'C => two's complement

UNSIGNED		SIGNED	
BIN	DEC	2'C	DEC
$2^4-1 \rightarrow 1111$	15	0111	7
1110	14	0110	6
1101	13	0101	5
1100	12	0110	4
1011	11	0011	3
1010	10	0010	2
1001	9	0001	1
1000	8	0000	0
Unsigned range	0111	7	-1
	0110	6	-2
	0101	5	-3
	0100	4	-4
	0011	3	-5
	0010	2	-6
	0001	1	-7
	0000	0	-8
$0 \rightarrow$			-2^3



Conversión $U \rightarrow S$: if $U < 2^{(N-1)}$; $S = U$ else $S = U - 2^N$

Two 2'C features

Given $A = (a_3 \ a_2 \ a_1 \ a_0)_{2C} = -a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0$

- **Negation:**

$$-A = \bar{a}_3 2^3 + \bar{a}_2 2^2 + \bar{a}_1 2^1 + \bar{a}_0 2^0 + 1$$

Example:

$$A = (0101)_{2C} = (5)_{10};$$

$$-A = (1011)_{2C} = (-5)_{10}$$

- **Sign extension:**

$$A = -a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0 = -a_3 2^6 + a_3 2^5 + a_3 2^4 + a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0$$

Example:

$$A = (0101)_{2C} = (0000101)_{2C} = (5)_{10}$$

$$-A = (1011)_{2C} = (1111011)_{2C} = (-5)_{10}$$

Only the most significant bit carries the sign information!

Conversion unsigned - signed

Conversion between unsigned and signed

- Unsigned → signed

```
wire [3:0] uA;  
wire signed [3:0] sA;  
  
assign sA = uA;
```

uA[3] — sA[3]
uA[2] — sA[2]
uA[1] — sA[1]
uA[0] — sA[0]

uA = 0010 (2) → sA = 0010 (2)
uA = 1010 (10) → sA = 1010 (-6)

- Signed → unsigned

```
wire signed [3:0] sA;  
wire [3:0] uA;  
  
assign uA = sA;
```

sA[3] — uA[3]
sA[2] — uA[2]
sA[1] — uA[1]
sA[0] — uA[0]

sA = 0010 (2) → uA = 0010 (2)
sA = 1010 (-6) → uA = 1010 (10)

Values are reinterpreted as the left-hand-variable's data type


Conversion unsigned - signed

Conversion from a smaller to a larger bit width

Wrong conversion between unsigned and signed?

- Unsigned → signed


```
wire [3:0] uA;  
wire signed [7:0] sA;  
  
assign sA = uA;
```



`uA` = 0010 (2) → `sA` = 00000010 (2)
`uA` = 1010 (10) → `sA` = 00001010 (10)

- Signed → unsigned

```
wire signed [3:0] sA;  
wire [7:0] uA;  
  
assign uA = sA;
```



`sA` = 0010 (2) → `uA` = 00000010 (2)
`sA` = 1010 (-6) → `uA` = 11111010 (250)

Connections are
implemented according
the right-hand-variable's
data type


Conversion unsigned - signed

Conversion from a smaller to a larger bit width

Cast functions for type conversion

- Unsigned → signed


```
wire [3:0] uA;  
wire signed [7:0] sA;  
  
assign sA = $signed(uA);
```



uA = 0010 (2) → sA = 00000010 (2)
uA = 1010 (10) → sA = 11111010 (-6)

- Signed → unsigned

```
wire signed [3:0] sA;  
wire [7:0] uA;  
  
assign uA = $unsigned(sA);
```



sA = 0010 (2) → uA = 00000010 (2)
sA = 1010 (-6) → uA = 00001010 (10)

Left shift operator


A — <<2 — R

- Unsigned (logic shift)

```

wire [3:0] A;
wire [3:0] R;

assign R = A << 2;
    
```




A = 1010 (10) → R = 1000 (8)

- Signed (arithmetic shift)

```

wire signed [3:0] A;
wire signed [3:0] R;

assign R = A <<< 2;
    
```




A = 1010 (-6) → R = 1000 (-8)

```

wire [3:0] A;
wire [6:0] R;

assign R = A << 2;
    
```




A = 1010 (10) → R = 0101000 (40)

```

wire signed [3:0] A;
wire signed [6:0] R;

assign R = A <<< 2;
    
```



A = 1010 (-6) → R = 1101000 (-24)

Be careful with the growth of the data

Right shift operator


A — **>>2** — R

- Unsigned (logic shift)

```

wire [3:0] A;
wire [3:0] R;

assign R = A >> 2;
    
```




A = 1010 (10) → R = 0010 (2)

```

wire [3:0] A;
wire [6:0] R;

assign R = A >> 2;
    
```




A = 1010 (10) → R = 000010 (2)

- Signed (arithmetic shift)

```

wire signed [3:0] A;
wire signed [3:0] R;

assign R = A >>> 2;
    
```




A = 1010 (-6) → R = 1110 (-2)

```

wire signed [3:0] A;
wire signed [6:0] R;

assign R = A >>> 2;
    
```



A = 1010 (-6) → R = 111110 (-2)

Always implies a loss of information

➡ Avoidable if the data is previously scaled to the left

Barrel shifter

- Unsigned (logic)
- Signed (arithmetic)

```

wire [7:0] A;
wire [1:0] B;
wire [7:0] R;

```

```

assign R = A >> B;

```

```

wire [7:0] A;
wire [1:0] B;
reg [7:0] R;

```

```

always @(A,B)
    R = A >> B;

```

Zero-extension

```

A: 10000100 (132)
B: 10 (2)
R: 00100001 (33)

```

```

wire signed [7:0] A;
wire [1:0] B;
wire signed [7:0] R;

```

```

assign R = A >>> B;

```

```

wire signed [7:0] A;
wire [1:0] B;
reg signed [7:0] R;

```

```

always @(A,B)
    R = A >>> B;



```

Sign-extension

```

A: 10000100 (-124)
B: 10 (2)
R: 11100001 (-31)

```




Changing the word-length

Enlarge the range

- Unsigned

```
wire [3:0] uA;  
wire [7:0] uB;  
  
assign uB = uA;
```




Zero-extension

uA = 0010 → uB = 00000010 (2)
uA = 1010 → uB = 00001010 (10)

- Signed

```
wire signed [3:0] sA;  
wire signed [7:0] sB;  
  
assign sB = sA;
```





Sign-extension

sA = 0010 → sB = 00000010 (2)
sA = 1010 → sB = 11111010 (-6)

Changing the word-length



Range reduction with wrap

Ex: $A[6,3] \rightarrow At[4,3]$



Range reduction with saturation

A circuit detects if the input is out of the range and generates the maximum and minimum representable values



```

assign As = (A > SATpos) ? SATpos : (A < SATneg) ? SATneg : A[7:0];
        
```

Changing the word-length


Reduce the precision with truncation

Ex: A [8,7] → B [5,4]

```
wire signed [7:0] A;  
wire signed [4:0] B;
```

```
assign B = A[7:3];
```

```
assign B = A>>>3;
```



Enlarge the precision (reduce the scaling)

Example: A [5,4] → B [8,7]

```
wire signed [4:0] A;  
wire signed [7:0] B;
```

```
assign B = {A,3'b0};
```


```
assign B = A<<<3;
```

Reduce the precision with rounding


```
wire signed [7:0] A;  
wire signed [4:0] B;
```

```
assign B = A[7:3] + A[2];
```


```
assign B = A>>>3 + A[2];
```



“nearest”



ALTERA Cyclone IV FPGA




- LABs with 16 LEs
- M9K RAM 9Kbits
- Mults (18x18 bits)

EP4CE115


Logic elements (LEs): 114,480
 Embedded memory (Kbits): 3,888
 Embedded 18x18 multipliers: 266
 Maximum user I/O: 528

LAB:
 Logic Array
 Block

LE: Logic Element



IOB: Input/Output Block



Ripple Carry Adder (RCA)

- Full Adder (FA):

Arithmetic eq:

$$a_i + b_i + c_{i-1} = s_i + 2c_i$$

Logic eq:



$$s_i = a_i \oplus b_i \oplus c_{i-1}$$

$$c_i = (a_i \& b_i) \vee (a_i \& c_{i-1}) \vee (b_i \& c_{i-1})$$

FA3	FA2	FA1	FA0
c_2	c_1	c_0	
a_3	a_2	a_1	a_0
b_3	b_2	b_1	b_0
s_3	s_2	s_1	s_0

Two 3-input functions

RCA:
Ripple Carry Adder



Dedicated conexions to propagate the carry


N-bit RCA \Rightarrow N LEs

Ripple Carry Adder (RCA)

Ex: Implementation in Cyclone IV device

```
module RCA(A,B,clk,S);  
parameter n = 10;  
input signed [n-1:0] A,B;  
input clk;  
output reg signed [n:0] S;  
  
always @(posedge clk)  
    S <= A + B;  
  
endmodule
```

Chip
planner




Resource Usage Summary

Compilation Report - Repaso_SDP



Fitter Resource Usage Summary		
<<Filter>>		
	Resource	Usage
1	Total logic elements	11 / 114,480 (< 1 %)
1	-- Combinational with no register	0
2	-- Register only	0
3	-- Combinational with a register	11
2		
3	Logic element usage by number of LUT inputs	
1	-- 4 input functions	0
2	-- 3 input functions	10
3	-- <=2 input functions	1
4	-- Register only	0
4		
5	Logic elements by mode	
1	-- normal mode	1
2	-- arithmetic mode	10
6		
7	Total registers*	11 / 115,813 (< 1 %)
1	-- Dedicated logic registers	11 / 114,480 (< 1 %)
2	-- I/O registers	0 / 1,333 (0 %)
8		
9	Total LABs: partially or completely used	1 / 7,155 (< 1 %)
10	Virtual pins	0

Xilinx Virtex FPGAs

Xilinx Virtex IV




RCA in **Xilinx** devices



En cada Full Adder (FA):

$$s_i = a_i \oplus b_i \oplus c_{i-1}$$

$$c_i = (a_i \& b_i) \& (a_i \& c_{i-1}) \& (b_i \& c_{i-1})$$




Half Adder (HA):

$$s'_i = a_i \oplus b_i$$

a_i	b_i	HA	c_{in}	c_{out}	s_i
0	0	0	0	0	0
0	0	0	1	0	1
0	1	1	0	0	1
0	1	1	1	1	0
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	1	0
1	1	0	1	1	1


Carry chains in FPGAs

Xilinx devices



Dedicated connections for fast carry propagation

Altera devices



Adder

- Unsigned

```

wire [3:0] A,B;
wire [4:0] S;

assign S = A + B;
    
```

Zero-extension

```

A  01100 (12)
+B 01000 (8)
-----
S 10100 (20)
    
```

- Signed

```

wire signed [3:0] A,B;
wire signed [4:0] S;

assign S = A + B;
    
```

Sign-extension

```

A  11100 (-4)
+B 11000 (-8)
-----
S 10100 (-12)
    
```

- Signed+Unsigned

```

wire signed [3:0] A;
wire [3:0] B;
wire signed [4:0] S;

wire signed [4:0] Bs;

assign Bs = $signed({1'b0,B});
assign S = A + Bs;
    
```



Sign-extension

+

Zero-extension

```

A  11100 (-4)
+B 01000 (8)
-----
S 00100 (4)
    
```



Adder

Ex. 1: full precision

$A[6,5]$; $B[8,2]$; $S=A+B$ $[12,5]$

```


wire signed [5:0] A;
wire signed [7:0] B;
wire signed [11:0] S;
wire signed [11:0] Be;

```

```

assign Be = B<<<3;
assign S = A + Be;

```



Matlab: $s = a+b$

Ex. 2: non full precision

$A[6,5]$; $B[8,2]$; $S=A+B$ $[9,2]$

```

wire signed [5:0] A;
wire signed [7:0] B;
wire signed [8:0] S;

```

```


assign S = A[5:3] + B;

```

```

assign S = (A>>>3) + B;

```



Matlab: $s = \text{floor}(a*2^2)*2^{-2}+b$

Subtractor

- Unsigned

```

wire [3:0] A,B;
wire [4:0] S;

assign S = A - B;

```

```

wire [3:0] A,B;
reg [4:0] S;

always @(A,B)
    S = A - B;

```

Zero-extension

00111 (7)	00111 (7)
-01100 (12)	+10100 (-12)
<u>10011</u> (?)	<u>11011</u> (27)

- Signed

```

wire signed [3:0] A,B;
wire signed [4:0] S;

assign S = A - B;

```

```




wire signed [3:0] A,B;
reg signed [4:0] S;

always @(A,B)
    S = A - B;

```

Sign-extension

11100 (-4)	11100 (-4)
-00111 (7)	+11001 (-7)
<u>00011</u> (?)	<u>10101</u> (-11)





Adder/Subtractor

- Signed

```
parameter WIDTH=8
wire signed [WIDTH-1:0] A,B;
wire AS; // 1 if add; else subtract
reg signed [WIDTH:0] R;
```


```
always @ (A,B,AS)
    R <= (AS)? A + B: A - B;
```

```
always @ (A,B,AS)
    if (AS)
        R <= A + B;
    else
        R <= A - B;
```




Ripple-carry circuits in FPGAs


- Adder
 $S=A+B$



- Subtractor
 $S=A-B$



- Adder/subtractor
 $S=A+B$ if $A/S=0$,
else $A-B$




- N-bit Ripple-carry structure: **N LUTs**
- The same propagation time for adder and sub. (a high fan-out wire in add-sub)
- Relation operators also use fast carry chains


Multiooperand addition

$S=A+B+C+D+E$ with N -bit operands



Tree adder



Cascade adder




Accumulator



Multiooperand addition

Cascade adder




$$t_{ADD} = (M-1) t_{FA} + t_{RCA}$$

$$t_{ADD_PIPE} = t_{RCA}$$

$$\text{Latency} = (M-1) t_{RCA}$$

Tree adder



$$t_{ADD} = \log_2(M) t_{FA} + t_{RCA}$$

$$t_{ADD_PIPE} = t_{RCA}$$

$$\text{Latency} = \log_2(M) t_{RCA}$$

Multioverand adder



Tree and cascade adder HDL code

```
parameter Nd=16;  
parameter Nadd=18;  
wire [Nd-1:0] A, B, C, D;  
reg [Nadd-1:0] R;
```

```
always @*  
    R= (A + B) + (C + D);
```

```
always @*  
    R= A + B + C + D;
```

Parentheses are used
to infer the structure





Multioverand adder

Pipelined tree-adder

```
parameter Nadd=16;  
wire [Nadd-1:0] A, B, C, D;  
reg [Nadd-1:0] R;  
reg [Nadd-1:0] S1,S2;  
  
always @*  
begin  
    S1 = A + B;  
    S2 = C + D;  
    R = S1 + S2;  
end
```

```
reg clk;
```

```
always @(posedge clk)  
begin  
    S1 <= A + B;  
    S2 <= C + D;  
    R <= S1 + S2;  
end
```



Carry-Save Adder (CSA)

$X = x_3 \ x_2 \ x_1 \ x_0$




$Y = y_3 \ y_2 \ y_1 \ y_0$

$Z = z_3 \ z_2 \ z_1 \ z_0$

$S = s_3 \ s_2 \ s_1 \ s_0$

$C = c_3 \ c_2 \ c_1 \ c_0$

$A + B + C = S + 2C$






Implementation in an FPGA

- s_i and c_i functions require a 3-input LUT each
- Carry chains are not used
- N -bit CSA requires $2N$ 3-input LUTs

Ternary adders: CSA+RCA

$$X+Y+Z=S+2C=R$$



Current FPGAs have resources to implement efficient ternary adders

- Xilinx serie 7, Altera Cyclone V and Stratix V
- N-bit $S=A+B+C$ uses N LUTs



```

wire [3:0] X,Y,Z;
wire [5:0] S;

assign S = (X + Y + Z);


```

ALTERA Cyclone V FPGA






ALTERA Cyclone V FPGA

ALM arithmetic mode




ALM shared arithmetic mode



Multioperand addition

$S=A+B+C+D+E$ with N -bit operands


Tree adder with RCAs



Area: $4N+7$ LUTs

```
wire [7:0] A,B,C,D,E;  
wire [10:0] S;  
  
assign S = (A+B)+(C+D)+E;
```

Tree adder with ternary adders



Area: $2N+5$ LUTs

```
wire [7:0] A,B,C,D,E;  
wire [10:0] S;  
  
assign S = ((A+B+C)+D+E);
```

Accumulator

- Accumulates (adds) serially the input words


```

parameter Nd=8;
parameter Nacc= 12;
wire signed [Nd-1:0] D;
wire clk, CE, sreset;
reg signed [Nacc-1:0] ACCUM;

reg signed [Nacc-1:0] ACCUM_S;

always @(s_rst,ACCUM)
    if (!s_rst)
        ACCUM_S <= 0;
    else
        ACCUM_S <= ACCUM;

always @(posedge clk)
    if (CE)
        ACCUM <= D + ACCUM_S;
    
```



Word-length growth of accumulating M words => $\log_2(M)$

For N_d -bit inputs the accumulator needs $N_d + \log_2(M)$ bits


Unsigned multiplication

$$A = \sum_{i=0}^{N-1} a_i \cdot 2^i$$


$$X = \sum_{i=0}^{M-1} x_i \cdot 2^i$$

$$P = A \cdot X = \sum_{i=0}^{N+M-2} \underbrace{x_i \cdot A}_{\text{PPs}} \cdot 2^i$$

Multiplier



- Partial product (PP) generation: AND gates
- Multi-operand addition




A: N=4 bits
X: M=4 bits
P: N+M=8 bits

Multiplier

Two's complement signed multiplication


- Sign extension of partial product
- Two's complement (subtraction) of PP generated with the sign bit of X

	a_3	a_2	a_1	a_0				
	x_3	x_2	x_1	x_0				
a_3x_0	a_3x_0	a_3x_0	a_3x_0	a_3x_0	a_3x_0	a_2x_0	a_1x_0	a_0x_0
a_3x_1	a_3x_1	a_3x_1	a_3x_1	a_3x_1	a_2x_1	a_1x_1	a_0x_1	
a_3x_2	a_3x_2	a_3x_2	a_3x_2	a_2x_2	a_1x_2	a_0x_2		
$\overline{a_3x_3}$	$\overline{a_3x_3}$	$\overline{a_2x_3}$	$\overline{a_1x_3}$	$\overline{a_0x_3}$	$\overline{a_0x_3}$	$+1$		
	x_7	x_6	x_5	x_4	x_3	x_2	x_1	x_0



Embedded multipliers in Cyclone IV

- **Configurability:**
 - 18x18-bit mult. or 2 9x9-bit mult
 - Unsigned and signed operation
 - Registered input and output
- **Resource summary usage**
 - Gives the number of 9-bit embedded multipliers




EP4CE115

Logic elements (LEs): 114,480


Embedded memory (Kbits): 3,888

Embedded 18 x 18 multipliers: 266

Maximum user I/O: 528




Cyclone V: Variable Precision DSP Block




Cyclone V: Variable Precision DSP Block


Three independent 9x9 bits multipliers



Two independent 18x19 bits multipliers



One 27x27 bits multiplier



Multiplier

- Unsigned

```
parameter n=18;
wire [n-1:0] A,B;
wire [2*n-1:0] M;

assign M = A * B;
```

- Unsigned x Signed

```
parameter n=18;
wire [n-2:0] A;
wire signed [n-1:0] B;
wire signed [n-1:0] As;
wire signed [2*n-1:0] M;

assign As = $signed({1'b0,A});
assign M = As * B;
```

- Registered I/O



```
wire signed [n-1:0] A,B;
wire clk;
reg signed [2*n-1:0] M;
reg signed [n-1:0] regA,regB;

always @(posedge clk)
begin
    regA <= A;
    regB <= B;
    M <= regA * regB;
end
```

- Signed


```
parameter n=18;
wire signed [n-1:0] A,B;
wire signed [2*n-1:0] M;

assign M = A * B;
```



Embedded multipliers

Larger multipliers with embedded multipliers



A, B 36 bits with 2'C: $P=A \cdot B$?


$A=[A_H:A_L]$ A_L, B_L : 18 LSBs (Unsigned)

$B=[B_H:B_L]$ A_H, B_H : 18 MSBs (Signed)

$$\Rightarrow A = A_H 2^{18} + A_L$$

$$\Rightarrow B = B_H 2^{18} + B_L$$

$$\begin{aligned} \Rightarrow P = A \cdot B &= (A_H 2^{18} + A_L) \cdot (B_H 2^{18} + B_L) \\ &= A_H B_H 2^{36} + A_L B_H 2^{18} + B_L A_H 2^{18} + A_L B_L \end{aligned}$$



Embedded multipliers

Ex: Implementation in Cyclone IV device

```
module mult(A,B,clk,M);
parameter n = 18;

input signed [n-1:0] A,B;
input clk;
output reg signed [2*n-1:0] M;

reg signed [n-1:0] regA,regB;

always @(posedge clk)
begin
    regA <= A;
    regB <= B;
    M <= regA * regB;
end

endmodule
```

Fitter Summary


n = 18	Family	Cyclone IV E
	Device	EP4CE115F23C7
	Timing Models	Final
	Total logic elements	0 / 114,480 (0 %)
	Total registers	0
	Total pins	73 / 281 (26 %)
	Total virtual pins	0
	Total memory bits	0 / 3,981,312 (0 %)
	Embedded Multiplier 9-bit elements	2 / 532 (< 1 %)
	Total PLLs	0 / 4 (0 %)

n = 36	Family	Cyclone IV E
	Device	EP4CE115F23C7
	Timing Models	Final
	Total logic elements	126 / 114,480 (< 1 %)
	Total registers	72
	Total pins	145 / 281 (52 %)
	Total virtual pins	0
	Total memory bits	0 / 3,981,312 (0 %)
	Embedded Multiplier 9-bit elements	8 / 532 (2 %)
	Total PLLs	0 / 4 (0 %)

Multiply by a constant value

Using a full multiplier


$$Y = C \cdot X$$




Wired multiplier

Implemented with adders and hard-wired shifters

$$\text{Ex: } C = (-5)_{10} = (1011)_{2C} = 1 + 2 - 2^3$$
$$Y = C \cdot X = (1 + 2 - 2^3) \cdot X = X + 2X - 2^3X$$



Full multiplier



Wired multiplier

Multiply by a constant value

Wired multiplier

Ex: Verilog HDL code

$$C=(29)_{10}=(011101)_{2C}=1+2^2+2^3+2^4$$

$$Y=C \cdot X=X+2^2X+2^3X+2^4X$$

```

wire signed [7:0] X;
wire signed [12:0] Y;


assign Y = (X+(X<<<2))+((X<<<3)+(X<<<4));

```

```

assign Y = (X+(X<<<2))+(((X+(X<<<1))<<<3));

```



Implemented with CSD (Canonical Signed Digit)


$$C=(29)_{10}=(32-2-1)_{10}=(1000-1-1)_{2C}=-1-2+2^5$$

$$Y=C \cdot X=-X-2X+2^5X=-(X+2X)+2^5X$$

```

assign Y = (X<<<5)-(X+(X<<<1));

```



Synthesis attributes for multipliers

Ex: Implementation $M=X*55$ in Cyclone IV device

```
module multxK(X,clk,M);  
input signed [15:0] X;  
input clk;  
output reg signed [21:0] M;  
  
parameter K = 55;  
  
(* multstyle = "logic" *) reg signed [21:0] Mr;  
//(* multstyle = "dsp" *) reg signed [21:0] Mr;  
  
always @(posedge clk)  
    M <= K*X;  
  
endmodule
```

Resource Usage Summary


Total logic elements	70 / 14,480 (< 1 %)
Total registers	22
Total pins	39 / 281 (14 %)
Total virtual pins	0
Total memory bits	0 / 3,981,312 (0 %)
Embedded Multiplier 9-bit elements	0 / 532 (0 %)

Total logic elements	1 / 14,480 (< 1 %)
Total registers	1
Total pins	39 / 281 (14 %)
Total virtual pins	0
Total memory bits	0 / 3,981,312 (0 %)
Embedded Multiplier 9-bit elements	2 / 532 (< 1 %)

LUT-based multiplicación



Embedded memory and LUTs can be used to implement multipliers

- The input is divided in digits of the LUT size
- The products of the constant by each digit are tabulated




Sum of products


MAC unit



Cascade




Tree




Cyclone V: Variable Precision DSP Block

One 18x18 bits multiplier summed with 36-bit input




Sum of two 18x19 bits multipliers







Xilinx DSP48 slice

Operations:

- Multiplication
- Multiplication accumulation
- Multiplication and addition
- Pre-addition, multiplication and addition
- 3-operand addition




3-52



Sum of products in Cyclone IV and V

Ex: $M = A1 * B1 + A2 * B2$



```

module MAC2mults(A1,A2,B1,B2,clk,M);

input signed [17:0] A1,A2,B1,B2;
input clk;
output reg signed [36:0] M;

always @(posedge clk)
    M <= (A1*B1) + (A2*B2);

endmodule
  
```

Resource Usage Summary

Cyclone IV	
Family	Cyclone IV E
Device	EP4CE115F23C7
Timing Models	Final
Total logic elements	37 / 114,480 (< 1 %)
Total registers	37
Total pins	110 / 281 (39 %)
Total virtual pins	0
Total memory bits	0 / 3,981,312 (0 %)
Embedded Multiplier 9-bit elements	4 / 532 (< 1 %)

Cyclone V	
Family	Cyclone V
Device	5CEBA2U19C7
Timing Models	Final
Logic utilization (in ALMs)	1 / 9,430 (< 1 %)
Total registers	0
Total pins	110 / 224 (49 %)
Total virtual pins	0
Total block memory bits	0 / 1,802,240 (0 %)
Total DSP Blocks	1 / 25 (4 %)

Multiply-accumulator

```
parameter Nd=8;
parameter Nacc=20; // Nacc >= 2*Nd
wire clk, CE, s_rst;
wire signed [Nd-1:0] A;
wire signed [Nd-1:0] B;
Wire signed [2*Nd-1:0];
reg signed [Nacc-1:0] ACCUM;
```


```
assign M = A*B;
```

```
always @(s_rst,ACCUM)
  if (!s_rst)
    ACCUM_S <= 0;
  else
    ACCUM_S <= ACCUM;
```


```
always @(posedge clk)
  if (CE)
    ACCUM <= M + ACCUM_S;
```

- Serially performs the sum of products operation


Synchronous accumulator reset:
no loss of clock cycles between
the end and the beginning of the
accumulations



Multiply-accumulator



Ex: A sum of 4 products can be computed each 4 clock cycles



Multiplier-accumulator

```

parameter Nd=8;
parameter Nacc=20; // Nacc >= 2*Nd
wire clk, CE, s_rst;
wire signed [Nd-1:0] A;
wire signed [Nd-1:0] B;
reg signed [2*Nd-1:0] M;
reg signed [Nacc-1:0] ACCUM;

```

```

always @(s_rst,ACCUM)
  if (!s_rst)
    ACCUM_S <= 0;
  else
    ACCUM_S <= ACCUM;


```

```

always @(posedge clk)
  if (CE)
  begin
    M <= A*B;
    ACCUM <= M + ACCUM_S;
  end

```

- **With pipeline:** the multiplier output is registered



The control signals must be delayed

Bibliography

- S. A. Khan, Digital Design of Signal Processing Systems: A practical Approach, Wiley 2011
- U Meyer-Baese , Digital Signal Processing with Field Programmable Gate Arrays, Springer 2007
- R. Woods, *et al.*, FPGA-based Implementation of Signal Processing Systems, Wiley 2008

Documents

- Cyclone IV. Available in Poliformat
- Cyclone V. Available in Poliformat