

# Aplicación de las Arquitecturas Paralelas y Secuenciales al Procesado Multitasa

Procesado Digital de la Señal en FPGA

# **Objetivos**

Implementación de algoritmos multitasa aplicando


aquitecturas paralelas o secuenciales

## Contenidos

- Procesado multitasa
- Arquitecturas polifásicas: Diezmadores
- Arquitecturas polifásicas: Interpoladores

## **Arquitecturas FIR Multitasa**


#### Interpolación




 $f_{sH} = R f_{sL}$ 


Bloque expansor:

$$z(m) = \begin{cases} x(m/R) & \text{si m=0, } \pm R, \pm 2R,... \\ 0 & \text{otros} \end{cases}$$



#### **Diezmado**






## Arquitecturas polifásicas


Descomposición polifásica en dos subfiltros:

$$\mathbf{H(z)} = \sum_{i=0}^{M} \mathbf{h_i} \, \mathbf{z^{-i}} = \sum_{i=0}^{M/2} \mathbf{h_{2i}} \, \mathbf{z^{-2i}} + \mathbf{z^{-1}} \sum_{i=0}^{M/2} \mathbf{h_{2i+1}} \, \mathbf{z^{-2i}} = \mathbf{H_0(z^2)} + \mathbf{z^{-1}} \mathbf{H_1(z^2)}$$










Ej: Diezmado por R=2 con un FIR de 8 etapas Sólo se necesita la salida en los siguientes instantes: y(0), y(R), y(2R), ...



$$y(m)=x_{1}(n)=h_{0}x(n)+h_{1}x(n-1)+h_{2}x(n-2)+h_{3}x(n-3)+h_{4}x(n-4)+h_{6}x(n-5)+h_{6}x(n-6)+h_{7}x(n-7))=$$


$$= h_{0}x(n)+h_{2}x(n-2)+h_{4}x(n-4)+h_{6}x(n-6) + h_{1}x(n-1)+h_{3}x(n-3) +h_{5}x(n-5)+h_{7}x(n-7)$$


$$FIR H0 [h_{0},h_{2},h_{4},h_{6}] FIR H1 [h_{1},h_{3},h_{5},h_{7}]$$

$$y(m+1)=x_1(n+2)=h_0x(n+2)+h_1x(n+1)+h_2x(n)+h_3x(n-1)+h_4x(n-2)+h_5x(n-3)+h_6x(n-4)+h_7x(n-5))=$$


$$= h_0x(n+2)+h_2x(n)+h_4x(n-2)+h_6x(n-4)+h_1x(n+1)+h_3x(n-1)+h_5x(n-3)+h_7x(n-5)$$

$$FIR H0 [h_0,h_2,h_4,h_6] FIR H1 [h_1,h_3,h_5,h_7]$$





Ej: Diezmado por R=3 con un FIR de 9 etapas Sólo se necesita la salida en los siguientes instantes: y(0), y(R), y(2R), ...



$$y(m)=x_{1}(n)=h_{0}x(n)+h_{1}x(n-1)+h_{2}x(n-2)+h_{3}x(n-3)+h_{4}x(n-4)+h_{5}x(n-5)+h_{6}x(n-6)+h_{7}x(n-7)+h_{8}x(n-8)=$$


$$= h_{0}x(n)+h_{3}x(n-3)+h_{6}x(n-6) + h_{1}x(n-1)+h_{4}x(n-4)+h_{7}x(n-7) + h_{2}x(n-2)+h_{5}x(n-5)+h_{8}x(n-8)$$

$$FIR[h_{0},h_{3},h_{6}] \qquad FIR[h_{1},h_{4},h_{7}] \qquad FIR[h_{2},h_{5},h_{8}]$$

$$y(m+1)=x_{1}(n+3)=h_{0}x(n+3)+h_{1}x(n+2)+h_{2}x(n+1)+h_{3}x(n)+h_{4}x(n-1)+h_{5}x(n-2)+h_{6}x(n-3)+h_{7}x(n-4)+h_{8}x(n-5)=$$


$$= h_{0}x(n+3)+h_{3}x(n)+h_{6}x(n-3) + h_{1}x(n+2)+h_{4}x(n-1)+h_{7}x(n-4) + h_{2}x(n+1)+h_{5}x(n-2)+h_{8}x(n-5)$$

$$FIR[h_{0},h_{3},h_{6}] \qquad FIR[h_{1},h_{4},h_{7}] \qquad FIR[h_{2},h_{5},h_{8}]$$




Carga computacional (CL) del proceso de diezmado


• Fuerza bruta: CL=M·fsн




• Polifásico: CL=M/R·fsH



• Ej: FIR de 9 etapas, diezmador R=3





H: {h<sub>0</sub>,h<sub>1</sub>,h<sub>2</sub>,h<sub>3</sub>,h<sub>4</sub>,h<sub>5</sub>,h<sub>6</sub>,h<sub>7</sub>,h<sub>8</sub>} 9 mults cada T<sub>SH</sub>




H<sub>1</sub>: {h<sub>0</sub>,h<sub>3</sub>,h<sub>6</sub>}, H<sub>2</sub>: {h<sub>1</sub>,h<sub>4</sub>,h<sub>7</sub>}, H<sub>3</sub>: {h<sub>2</sub>,h<sub>5</sub>,h<sub>8</sub>} 3 mults cada Т<sub>SH</sub>

 $f_{SL} = f_{clk}/3$ 






#### FIR de 9 etapas diezmador por R=3



#### Estructura sumadores en cascada




Estructura sumadores en árbol





Cuantificación:

Datos Wd bits Coef. Wc bits



#### FIR de M etapas diezmador por R





ROM<sub>1</sub>: h(R:-1:1)

ROM<sub>2</sub>: h(2\*R:-1:R+1)

ROM<sub>3</sub>: h(3\*R:-1:2\*R+1)

#### **Recursos HW:**

- M registros of Wd bits
- M/R ROMs: RxWc bits
- M/R Multiplicadores: WdxWc bits
- M/R sumadores: Wd+Wc+g bits
- Registros: Wd+Wc+g bits (g:bits de guarda del acum.)
- Registro de salida: Wout bits


#### **Throughput:**

- Tout = fclk/R
- $T_{in} = fclk$

Caso: fclk/fsн ≥ M/R

FIR de 9 etapas diezmador por R=3


$$\mathbf{y(n)} = \sum_{i=0}^{8} \mathbf{h}_{i} \mathbf{x(n-i)}$$




#### **ROM**


H<sub>1</sub>: {h<sub>2</sub>,h<sub>5</sub>,h<sub>8</sub>} H<sub>2</sub>: {h<sub>1</sub>,h<sub>4</sub>,h<sub>7</sub>}

 $H_3$ : { $h_0,h_3,h_6$ }





Caso: fclk/fsн ≥ M/R Filtro de M-etapas polifásico diezmador por R



ROM = [h(M:-R:R) h(M-1:-R:R-1) ...]

$$y(n) = \sum_{i=0}^{M-1} h_i x(n-i)$$

#### **Recursos HW:**

- R shift-registers con M/R registros de Wd bits
- ROM: MxWc bits
- Multiplicador: WdxWc bits
- Sumador: Wd+Wc+g bits
- Registros (acum.): Wd+Wc+g bits (g: bits de guarda del acum)
- Registro de salida: Wout bits


#### Throughput (max):


- Tout = fclk/M
- $T_{in} = fclk/(M/R)$
- SR se puede implementar con RAM si el orden del filtro es elevado

Descomposición polifásica en dos subfiltros:

$$H(z) = \sum_{i=0}^{M} h_i \, z^{-i} = \sum_{i=0}^{M/2} h_{2i} \, z^{-2i} + z^{-1} \sum_{i=0}^{M/2} h_{2i+1} \, z^{-2i} = H_0(z^2) + z^{-1} H_1(z^2)$$







Ei: Interpolación por 2 usando un FIR de 8 etapas


$$y(m) = \sum_{k=0}^{8} x(m-k)h_{k} \xrightarrow{\qquad \qquad } H(z) \xrightarrow{\qquad \qquad } y(m)$$

$$y(m) = h_{0}x_{1}(m) + h_{1}x_{1}(m-1) + h_{2}x_{1}(m-2) + h_{3}x_{1}(m-3) + h_{4}x_{1}(m-4) + h_{5}x_{1}(m-5) + h_{6}x_{1}(m-6) + h_{7}x_{1}(m-7) =$$

$$= h_{0}x_{1}(m) + h_{2}x_{1}(m-2) + h_{4}x_{1}(m-4) + h_{6}x_{1}(m-6) = h_{0}x(n) + h_{2}x(n-1) + h_{4}x(n-2) + h_{6}x(n-3) = FIR[h_{0},h_{2},h_{4},h_{6}]$$

$$y(m+1) = h_{0}x_{1}(m+1) + h_{1}x_{1}(m) + h_{2}x_{1}(m-1) + h_{3}x_{1}(m-2) + h_{4}x_{1}(m-3) + h_{5}x_{1}(m-4) + h_{6}x_{1}(m-5) + h_{7}x_{1}(m-6) =$$

$$= h_{1}x_{1}(m) + h_{3}x_{1}(m-2) + h_{5}x_{1}(m-4) + h_{7}x_{1}(m-6) = h_{1}x(n) + h_{3}x(n-1) + h_{5}x(n-2) + h_{7}x(n-3) = FIR[h_{1},h_{3},h_{5},h_{7}]$$




Ei: Interpolación por 3 usando un FIR de 9 etapas

$$y(m) = \sum_{k=0}^{8} x(m-k)h_{k}$$


$$y(m) = h_{0}x_{1}(m) + h_{1}x_{2}(m-1) + h_{2}x_{1}(m-2) + h_{3}x_{1}(m-3) + h_{4}x_{2}(m-4) + h_{5}x_{1}(m-5) + h_{6}x_{1}(m-6) + h_{7}x_{2}(m-7) + h_{8}x_{1}(m-8) = h_{0}x_{1}(m) + h_{3}x_{1}(m-3) + h_{6}x_{1}(m-6) = h_{0}x(n) + h_{3}x_{1}(m-2) + h_{4}x_{1}(m-3) + h_{5}x_{2}(m-4) + h_{6}x_{1}(m-5) + h_{7}x_{1}(m-6) + h_{8}x_{2}(m-7) = h_{1}x_{1}(m) + h_{2}x_{1}(m-3) + h_{2}x_{1}(m-6) = h_{1}x(n) + h_{4}x(n-1) + h_{7}x(n-2) = FIR[h_{1}, h_{4}, h_{7}]$$

$$y(m+2) = h_{0}x_{1}(m+2) + h_{1}x_{2}(m+1) + h_{2}x_{1}(m) + h_{3}x_{1}(m-1) + h_{4}x_{1}(m-2) + h_{5}x_{1}(m-3) + h_{6}x_{1}(m-4) + h_{7}x_{1}(m-5) + h_{8}x_{1}(m-6) = h_{2}x_{1}(m) + h_{5}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-5) + h_{8}x_{1}(m-6) = h_{2}x_{1}(m) + h_{5}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-5) + h_{8}x_{1}(m-6) = h_{2}x_{1}(m) + h_{5}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-5) + h_{8}x_{1}(m-6) = h_{2}x_{1}(m) + h_{5}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-5) + h_{8}x_{1}(m-6) = h_{2}x_{1}(m) + h_{5}x_{1}(m-3) + h_{6}x_{1}(m-3) + h_{6}x_{1}(m-5) + h_{6}x_{1}(m-6) = h_{2}x_{1}(m) + h_{5}x_{1}(m-6) = h_{2}x_{1}(m) + h_{3}x_{1}(m-6) = h_{2}x_{1}(m) + h_{3}x_{$$




#### Carga computacional del proceso de interpolación


Fuerza bruta: CL=M⋅fsн




• Polifásico: CL=M/R·fsH



• Ej: FIR de 9 etapas interpolador por R=3



H: {h<sub>0</sub>,h<sub>1</sub>,h<sub>2</sub>,h<sub>3</sub>,h<sub>4</sub>,h<sub>5</sub>,h<sub>6</sub>,h<sub>7</sub>,h<sub>8</sub>} 9 mults cada T<sub>SH</sub>



H<sub>1</sub>: {h<sub>0</sub>,h<sub>3</sub>,h<sub>6</sub>}, H<sub>2</sub>: {h<sub>1</sub>,h<sub>4</sub>,h<sub>7</sub>}, H<sub>3</sub>: {h<sub>2</sub>,h<sub>5</sub>,h<sub>8</sub>} 3 mults cada T<sub>SH</sub>

 $f_{SL} = f_{clk}/3$ 


Caso: fclk = fsh


fsl 
$$\leftarrow$$
 +  $\rightarrow$  fsh=R·fsl

x(n)  $\rightarrow$  | 1R  $\rightarrow$  +  $\rightarrow$  + y(m)


H: M-tap FIR

Filtro polifásico de 9 etapas Interpolador por 3






Estructura de sumadores en cascada





Estructura de sumadores en árbol



Filtro interpolador por R polifásico

de M etapas





ROM<sub>1</sub>: h(1:R)

ROM<sub>2</sub>: h(R+1:2\*R) ROM<sub>3</sub>: h(2\*R+1:3\*R)

•

#### **Recursos HW:**

- M/R registros de Wd bits
- M/R ROMs: RxWc bits
- M/R Multiplicadores: WdxWc bits
- (M/R-1) sumadores: Wd+Wc+g bits (g: bits de guarda de la red de sumadores)


#### **Throughput:**

- Tout = fclk
- Tin = fclk/R


Caso: fclk/fsн ≥ M/R


Filtro interpolador por 3 polifásico de 9 etapas

$$y(n) = \sum_{i=0}^{M-1} h_i x(n-i)$$



ROM -  $H_1$ : {h<sub>0</sub>,h<sub>3</sub>,h<sub>6</sub>} H<sub>2</sub>: {h<sub>1</sub>,h<sub>4</sub>,h<sub>7</sub>} H<sub>3</sub>: {h<sub>2</sub>,h<sub>5</sub>,h<sub>8</sub>}






3 mults cada Тsн

#### Caso: fclk/fsh ≥ M/R

Filtro polifásico interpolador por R de M

etapas



$$y(n) = \sum_{i=0}^{M-1} h_i x(n-i)$$

#### **Recursos HW:**

- M/R registros of Wd bits
- ROM: MxWc bits
- Multiplicador: WdxWc bits
- Sumador: Wd+Wc+g bits
- Registros (acc.): Wd+Wc+g bits (g: bits de guarda del acum.)
- Registro de salida: Wout bits


#### Throughput (max):


- Tout = fclk/(M/R)
- Tin = fclk/M
- \* SR se puede implementar con RAM si el orden del filtro es elevado

## Aprovechando las propiedades del algoritmo


Se pueden aprovechar las simetrías y los coeficientes nulos

#### Filtro Media-banda






#### Interpolador x2 media-banda



#### Diezmador x2 media-banda



## Conclusiones

 Implementación algoritmos multitasa utilizando arquitecturas paralelas y secuenciales



# Aplicación de las Arquitecturas Paralelas y Secuenciales al Procesado Multitasa

Procesado Digital de la Señal en FPGA