Arithmetic circuits


Procesado Digital de la Señal en FPGA

2021/2022

Arithmetic circuits

- 1. Maximum working clock frequency of a circuit
- 2. Pipeline, throughput and latency
- 3. Two's complement
- 4. Conversions unsigned-signed
- 5. Shift operator
- 6. Changing the word-length
- 7. Addition
- 8. Multi-operand addition
- 9. Multiplication
- 10. Sum of products


Timing: Maximum working frequency?




Increasing the working frequency: pipeline, throughput and latency

Ex:
$$Y=(A \cdot B + C)^{1/2}$$

$$T_p = t_{pFF} + t_{mult} + t_{sum} + t_{root} + t_{setupFF}$$



Pipelining




Critical path

T=max{Tp1,Tp2,Tp3} < Tp Fmax=1/T

Latency!

The 1st data is outputted 2 cycles later

Increasing the working frequency




Numeric representation

Given $A=(a_3 a_2 a_1 a_0)$:

Unsigned: $A = a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0$

Signed (2'C): $A = -a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0$

2'C => two's complement





Conversión $U \rightarrow S$: if $U < 2^{(N-1)}$; S = U else $S = U - 2^N$

Two 2'C features

Given A=
$$(a_3 a_2 a_1 a_0)_{2C}$$
 = $-a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0$

Negation:

$$-A = -a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0 + 1$$

Example:

$$A = (0101)_{2C} = (5)_{10};$$

$$-A = (1011)_{2C} = (-5)_{10}$$

Sign extension:

$$A = -a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0 = -a_3 2^6 + a_3 2^5 + a_3 2^4 + a_3 2^3 + a_2 2^2 + a_1 2^1 + a_0 2^0$$

<u>Example:</u>

$$A = (0101)_{2C} = (0000101)_{2C} = (5)_{10}$$

$$-A = (1011)_{2C} = (1111011)_{2C} = (-5)_{10}$$

Only the most significant bit carries the sign information!

Conversion unsigned - signed

Conversion between unsigned and signed

Unsigned → signed

```
wire [3:0] uA;
wire signed [3:0] sA;
assign sA = uA;
```

```
uA[3] —— sA[3]
uA[2] —— sA[2]
uA[1] —— sA[1]
uA[0] —— sA[0]
```

$$uA = 0010 (2) \rightarrow sA = 0010 (2)$$

 $uA = 1010 (10) \rightarrow sA = 1010 (-6)$

Signed → unsigned

```
wire signed [3:0] sA;
wire [3:0] uA;
assign uA = sA;
```

$$uA = 0010 (2) \rightarrow sA = 0010 (2)$$
 $sA = 0010 (2) \rightarrow uA = 0010 (2)$
 $uA = 1010 (10) \rightarrow sA = 1010 (-6)$ $sA = 1010 (-6) \rightarrow uA = 1010 (10)$

Values are reinterpreted as the left-hand-variable's data type

Conversion unsigned - signed

Conversion from a smaller to a larger bit width


Wrong conversion between unsigned and signed?

Unsigned → signed

```
wire [3:0] uA;
wire signed [7:0] sA;
assign sA = uA;
```

• Signed → unsigned

```
wire signed [3:0] sA;
wire [7:0] uA;
assign uA = sA;
```



Connections are implemented according the right-hand-variable's data type

```
sA[3] — uA[5
—uA[4
sA[2] — uA[2
sA[1] — uA[1
sA[0] — uA[0
```

$$uA = 0010 (2) \rightarrow sA = 00000010 (2)$$
 $sA = 0010 (2) \rightarrow uA = 00000010 (2)$ $uA = 1010 (10) \rightarrow sA = 00001010 (10)$ $sA = 1010 (-6) \rightarrow uA = 11111010 (250)$

Conversion unsigned - signed

Conversion from a smaller to a larger bit width Cast functions for type conversion

Unsigned → signed

```
wire [3:0] uA;
wire signed [7:0] sA;
assign sA = $signed(uA);
```

Cast functions reinterpret the right-hand-variable's data type

Signed → unsigned

```
wire signed [3:0] sA;
wire [7:0] uA;
assign uA = $unsigned(sA);
```

```
uA[7]
uA[6]
uA[5]
uA[4]
sA[3] uA[2]
sA[2] uA[2]
sA[1] uA[1]
sA[0] uA[0]
```


```
uA = 0010 (2) \rightarrow sA = 00000010 (2) sA = 0010 (2) \rightarrow uA = 00000010 (2) uA = 1010 (10) \rightarrow sA = 11111010 (-6) sA = 1010 (-6) \rightarrow uA = 000001010 (10)
```

Left shift operator

Unsigned (logic shift)

wire [3:0] A; wire [3:0] R;


assign $R = A \ll 2$;



$$A = 1010 (10) \rightarrow R = 1000 (8)$$

wire [3:0] A; wire [6:0] R;

assign $R = A \ll 2$;




$$A = 1010 (10) \rightarrow R = 0101000 (40)$$

Signed (arithmetic shift)

wire signed [3:0] A; wire signed [3:0] R;


assign $R = A \ll 2$;



$$A = 1010 (-6) \rightarrow R = 1000 (-8)$$

wire signed [3:0] A; wire signed [6:0] R;

assign $R = A \ll 2$;




$$A = 1010 (-6) \rightarrow R = 1101000 (-24)$$

Right shift operator

Unsigned (logic shift)

wire [3:0] A; wire [3:0] R;


assign $R = A \gg 2$;



 $A = 1010 (10) \rightarrow R = 0010 (2)$

wire [3:0] A; wire [6:0] R;

assign $R = A \gg 2$;



$$A = 1010 (10) \rightarrow R = 0000010 (2)$$

Signed (arithmetic shift)


wire signed [3:0] A; wire signed [3:0] R;

assign R = A >>> 2;

 $A = 1010 (-6) \rightarrow R = 1110 (-2)$

wire signed [3:0] A; wire signed [6:0] R;

assign R = A >>> 2;



 $A = 1010 (-6) \rightarrow R = 11111110 (-2)$



Avoidable if the data is previously scaled to the left

Barrel shifter

Unsigned (logic)
 Signed (arithmetic)

wire [7:0] A; wire [1:0] B; wire [7:0] R;

assign $R = A \gg B$;

wire [7:0] A; wire [1:0] B; reg [7:0] R;

always @(A,B)R = A >> B;

Zero-extension

A: 10000100 (132)

B: 10 (2)

R: 00100001 (33)

wire signed [7:0] A; wire [1:0] B; wire signed [7:0] R;

assign $R = A \gg B$;

wire signed [7:0] A; wire [1:0] B; reg signed [7:0] R;


always @(A,B)R = A >>> B;


Sign-extension

A: 10000100 (-124)

B: 10 (2)

R: 11100001 (-31)






Changing the word-length

Enlarge the range

Unsigned

wire [3:0] uA; wire [7:0] uB; assign uB = uA;




Zero-extension

$$uA = 0010 \rightarrow uB = 00000010$$
 (2)
 $uA = 1010 \rightarrow uB = 00001010$ (10)

Signed

wire signed [3:0] sA; wire signed [7:0] sB; assign sB = sA;



Sign-extension


$$sA = 0010 \rightarrow sB = 00000010$$
 (2)
 $sA = 1010 \rightarrow sB = 11111010$ (-6)

Changing the word-length

Range reduction with wrap


Ex: A
$$[6,3] \to At [4,3]$$





Range reduction with saturation

A circuit detects if the input is out of the range and generates the maximum and minimum



assign As = (A > SATpos) ? SATpos : (A<SATneg) ? SATneg : A[7:0];


Changing the word-length

Reduce the precision with truncation

Ex: A $[8,7] \rightarrow B [5,4]$


wire signed [7:0] A; wire signed [4:0] B;	A[7] ————————————————————————————————————
assign B = A[7:3];	A[4] — B[1] A[3] — B[0] A[2] —
assign B = A>>>3;	A[1] —— A[0] ——

Reduce the precision with rounding




Enlarge the precision (reduce the scaling)

Example: A $[5,4] \to B [8,7]$



A[4] —	— B[7]
A[3] —	— B[6]
A[2] —	— B[5]
A[1] —	 В[4]
A[0] —	— B[3]
ο Г	— B[2]
$^{0}+$	— B[1]
_	— B[0]

ALTERA Cyclone IV FPGA



Ripple Carry Adder (RCA)

• Full Adder (FA):


Arithmetic eq:

$$a_i + b_i + c_{i-1} = s_i + 2c_i$$

Logic eq:

$$s_i = a_i^b_i^c_{i-1}$$


 $c_i = (a_i|b_i)&(a_i|c_{i-1})&(b_i|c_{i-1})$





Two 3-input functions

Ripple Carry Adder

RCA:









Ripple Carry Adder (RCA)

Ex: Implementation in Cyclone IV device


module RCA(A,B,clk,S);
parameter n = 10;
input signed [n-1:0] A,B;
input clk;
output reg signed [n:0] S;
always @(posedge clk)
 S <= A + B;
endmodule

Chip planner






Xilinx Virtex FPGAs




RCA in Xilinx devices




Carry chains in FPGAs

Dedicated connections for fast carry propagation

Xilinx devices



Altera devices



Adder

Unsigned

assign S = A + B;

Signed

assign S = A + B;

Signed+Unsigned

```
wire signed [3:0] A;
wire [3:0] B;
wire signed [4:0] S;

wire signed [4:0] Bs;

assign Bs = $signed({1'b0,B});
assign S = A + Bs;
```

Zero-extension


Sign-extension


A 11100 (-4) +B 11000 (-8) S 10100 (-12)

Sign-extension

Zero-extension

A 11100 (-4) +B 01000 (8) S 00100 (4)






Adder

Ex. 1: full precision

A[6,5]; B[8,2]; S=A+B [12,5]

wire signed [5:0] A; wire signed [7:0] B; wire signed [11:0] S; wire signed [11:0] Be;

assign Be = B<<<3; assign S = A + Be;



Matlab: s = a+b

Ex. 2: non full precision


A[6,5]; B[8,2]; S=A+B [9,2]

wire signed [5:0] A;

wire signed [7:0] B; wire signed [8:0] S;

assign S = A[5:3] + B;

assign S = (A >>> 3) + B;



Matlab: $s = floor(a*2^2)*2^-2+b$

Subtractor

Unsigned

wire [3:0] A,B; wire [4:0] S;

assign
$$S = A - B$$
;

wire [3:0] A,B; reg [4:0] S;

always @(A,B)S = A - B;

Signed

wire signed [3:0] A,B; wire signed [4:0] S;


assign
$$S = A - B$$
;

wire signed [3:0] A,B; reg signed [4:0] S;

always @(A,B)S = A - B;

Zero-extension

Sign-extension




Adder/Subtractor


Signed


```
parameter WIDTH=8
wire signed [WIDTH-1:0] A,B;
wire AS; // 1 if add; else subtract
reg signed [WIDTH:0] R;

always @ (A,B,AS)
R <= (AS)? A + B: A - B;


always @ (A,B,AS)
if (AS)
R <= A + B;
else
R <= A - B;
```







Ripple-carry circuits in FPGAs




- N-bit Ripple-carry structure: N LUTs
- The same propagation time for adder and sub. (a high fan-out wire in add-sub)
- Relation operators also use fast carry chains

Multioperand addition


S=A+B+C+D+E with N-bit operands


Tree adder


Cascade adder













Multioperand addition

Cascade adder



$$t_{ADD}$$
 = (M-1) t_{FA} + t_{RCA}
 t_{ADD_PIPE} = t_{RCA}
Latency = (M-1) t_{RCA}

Tree adder



$$t_{ADD} = log_2(M) t_{FA} + t_{RCA}$$

 $t_{ADD_PIPE} = t_{RCA}$
Latency = $log_2(M) t_{RCA}$


Multioperand adder

Tree and cascade adder HDL code

parameter Nd=16; parameter Nadd=18; wire [Nd-1:0] A, B, C, D; reg [Nadd-1:0] R;


always $@^*$ R= (A + B) + (C + D);

always @* R= A + B + C + D;





Parentheses are used to infer the structure




Multioperand adder


Pipelined tree-adder

```
parameter Nadd=16;
wire [Nadd-1:0] A, B, C, D;
reg [Nadd-1:0] R;
                                                                S1
reg [Nadd-1:0] S1,S2;
always @*
    begin
         S1 = A + B:
         S2 = C + D;
         R = S1 + S2;
     end
                                                       Pipelined tree-adder
reg clk;
always @(posedge clk)
                                                           DQ S1
    begin
         S1 \le A + B;
         S2 \le C + D:
         R \le S1 + S2:
                                                                S2
     end
                                                                                       31
```

Carry-Save Adder (CSA)

 $X=x_3 x_2 x_1 x_0$ $Y=y_3 y_2 y_1 y_0$ $Z=z_3 z_2 z_1 z_0$ $S=s_3 s_2 s_1 s_0$ $C=c_3 c_2 c_1 c_0$







Implementation in an FPGA


- s_i and c_i functions require a 3-input LUT each
- Carry chains are not used
- N-bit CSA requires 2N 3-input LUTs

Ternary adders: CSA+RCA

X+Y+Z=S+2C=R








Current FPGAs have resources to implement efficient ternary adders

- Xilinx serie 7, Altera Cyclone V and Stratix V
- N-bit S=A+B+C uses N LUTs




wire [3:0] X,Y,Z; wire [5:0] S; assign S = (X + Y + Z);

ALTERA Cyclone V FPGA





LAB: Logic Array Block




ALTERA Cyclone V FPGA


ALM arithmetic mode





ALM shared arithmetic mode






Multioperand addition

S=A+B+C+D+E with N-bit operands


Tree adder with RCAs



Area: 4N+7 LUTs

wire [7:0] A,B,C,D,E; wire [10:0] S; assign S = (A+B)+(C+D)+E;

Tree adder with ternary adders




Area: 2N+5 LUTs

wire [7:0] A,B,C,D,E; wire [10:0] S; assign S = ((A+B+C)+D+E);

Accumulator

 Accumulates (adds) serially the input words

```
parameter Nd=8;
parameter Nacc= 12:
wire signed [Nd-1:0] D;
wire clk, CE, sreset;
reg signed [Nacc-1:0] ACCUM;
reg signed [Nacc-1:0] ACCUM S;
always @(s_rst,ACCUM)
  if (!s rst)
     ACCUM S \le 0;
   else
     ACCUM_S <= ACCUM;
always @(posedge clk)
   if (CE)
    ACCUM <= D + ACCUM S;
```



Word-length growth of accumulating M words => log2(M)

For Nd-bit inputs the accumulator needs Nd+log2(M) bits


Unsigned multiplication

$$A = \sum_{i=0}^{N-1} a_i \cdot 2^i$$


$$X = \sum_{i=0}^{N-1} x_i \cdot 2^i$$

$$P = A \cdot X = \sum_{i=0}^{N-1} x_i \cdot A \cdot 2^i$$
PPs

Multiplier



- Partial product (PP) generation: AND gates
- Multi-operand addition



A: N=4 bits


X: M=4 bits


P: N+M=8 bits

Multiplier

Two's complement signed multiplication

- Sign extension of partial product
- Two's complement (subtraction) of PP generated with the sign bit of X






Embedded multipliers in Cyclone IV

Configurability:

- 18x18-bit mult. or 2 9x9-bit mult
- Unsigned and signed operation
- Registered input and output

Resource summary usage

 Gives the number of 9-bit embedded multipliers




EP4CE115

Logic elements (LEs): 114,480


Embedded memory (Kbits): 3,888

Embedded 18 ×18 multipliers: 266

Maximum user I/O: 528




Cyclone V: Variable Precision DSP Block




Cyclone V: Variable Precision DSP Block


Three independent 9x9 bits multipliers



Two independent 18x19 bits multipliers



One 27x27 bits multiplier



Multiplier

Unsigned

parameter n=18; wire [n-1:0] A,B; wire [2*n-1:0] M; assign M = A * B;

Unsigned x Signed

```
parameter n=18;
wire [n-2:0] A;
wire signed [n-1:0] B;
wire signed [n-1:0] As;
wire signed [2*n-1:0] M;
assign As = $signed({1'b0,A});
assign M = As * B;
```


Signed

```
parameter n=18;
wire signed [n-1:0] A,B;
wire signed [2*n-1:0] M;
assign M = A * B;
```

```
A 18 X 36 M
```


Registered I/O

```
wire signed [n-1:0] A,B;
wire clk;
reg signed [2*n-1:0] M;
reg signed [n-1:0] regA,regB;
always @(posedge clk)
begin
regA <= A;
regB <= B;
M <= regA *reg B;
end
```



Embedded multipliers

Larger multipliers with embedded multipliers




A,B 36 bits with 2'C: P=A·B?

 $A=[A_H:A_L]$ $A_L,B_L:$ 18 LSBs (Unsigned) $B=[B_H:B_L]$ $A_H,B_H:$ 18 MSBs (Signed)

$$\Rightarrow$$
 A= A_H2¹⁸+A_L

$$\Rightarrow$$
 B= B_H2¹⁸+B_L

$$\Rightarrow P=A\cdot B=(A_{H}2^{18}+A_{L})\cdot (B_{H}2^{18}+B_{L})$$
$$=A_{H}B_{H}2^{36}+A_{L}B_{H}2^{18}+B_{L}A_{H}2^{18}+A_{L}B_{L}$$



Embedded multipliers

Ex: Implementation in Cyclone IV device

```
module mult(A,B,clk,M);
parameter n = 18;
input signed [n-1:0] A,B;
input clk;
output reg signed [2*n-1:0] M;
reg signed [n-1:0] regA,regB;
always @(posedge clk)
    begin
       regA \le A;
       regB <= B;
       M <= regA *regB;
   end
endmodule
```

```
Fitter Summary
           Family
                                              Cyclone IV E
n = 18
           Device
                                              EP4CE115F23C7
           Timing Models
                                              Final
          Total logic elements
                                              0 / 114,480 (0%)
          Total registers
           Total pins
                                              73 / 281 (26 %)
           Total virtual pins
           Total memory bits
                                              0 / 3,981,312 (0 %)
           Embedded Multiplier 9-bit elements 2 1/532 (< 1%)
           Total PLLs
                                              0/4(0%)
                                               Cyclone IV E
           Family
n = 36
           Device
                                               EP4CE115F23C7
           Timing Models
                                               Final
           Total logic elements
                                              126 / 114,480 ( < 1 % )
           Total registers
                                              72
           Total pins
                                               145 / 281 (52 %)
           Total virtual pins
```

Embedded Multiplier 9-bit elements 8 / 532 (2%)

Total memory bits

Total PLLs

0 / 3,981,312 (0 %)

0/4(0%)


Multiply by a constant value

Using a full multiplier

$$Y=C\cdot X$$



Wired multiplier Implemented with adders and hard-wired shifters



Multiply by a constant value

Wired multiplier


Ex: Verilog HDL code


$$C=(29)_{10}=(011101)_{2C}=1+2^2+2^3+2^4$$

 $Y=C\cdot X=X+2^2X+2^3X+2^4X$

wire signed [7:0] X; wire signed [12:0] Y; assign Y = (X+(X<<<2))+((X<<<3)+(X<<<4));

assign
$$Y = (X+(X<<<2))+(((X+(X<<<1))<<<3));$$






Implemented with CSD (Canonical Signed Digit)

$$C=(29)_{10}=(32-2-1)_{10}=(1000-1-1)_{2C}=-1-2+2^{5}$$

 $Y=C\cdot X=-X-2X+2^{5}X=-(X+2X)+2^{5}X$

assign
$$Y = (X << 5)-(X+(X << 1));$$





Synthesis attributes for multipliers

Ex: Implementation M=X*55 in Cyclone IV device

```
module multxK(X,clk,M);
input signed [15:0] X;
input clk;
output reg signed [21:0] M:
parameter K = 55;
(* multstyle = "logic" *) reg signed [21:0] Mr;
//(* multstyle = "dsp" *) reg signed [21:0] Mr;
always @(posedge clk)
       M \leq K^*X
endmodule
```

Resource Usage Summary







LUT-based multiplicación

Embedded memory and LUTs can be used to implement multipliers

- •The input is divided in digits of the LUT size
- •The products of the constant by each digit are tabulated




Sum of products




Cyclone V: Variable Precision DSP Block

One 18x18 bits multiplier summed with 36-bit input




Sum of two 18x19 bits multipliers




Xilinx DSP48 slice

Operations:

- Multiplication
- Multiplication accumulation
- Multiplication and addition
- Pre-addition, multiplication and addition
- 3-operand addition






Sum of products in Cyclone IV an V

Ex: M=A1*B1+A2*B2

endmodule





module MAC2mults(A1,A2,B1,B2,clk,M);

input signed [17:0] A1,A2,B1,B2;
input clk;
output reg signed [36:0] M;

always @(posedge clk)
 M <= (A1*B1) + (A2*B2);

Resource Usage Summary







Multiply-accumulator

```
parameter Nd=8;
parameter Nacc=20; // Nacc >= 2*Nd
wire clk, CE, s_rst;
wire signed [Nd-1:0] A;
wire signed [Nd-1:0] B;
Wire signed [2*Nd-1:0];
reg signed [Nacc-1:0] ACCUM;
assign M = A*B;
always @(s_rst,ACCUM)
   if (!s rst)
     ACCUM S \le 0;
   else
     ACCUM_S <= ACCUM;
always @(posedge clk)
   if (CE)
    ACCUM <= M + ACCUM S;
```


 Serially performs the sum of products operation



Multiply-accumulator



Ex: A sum of 4 products can be computed each 4 clock cycles



Multiplier-accumulator

```
With pipeline: the multiplier
parameter Nd=8;
                                                  output is registered
parameter Nacc=20; // Nacc >= 2*Nd
wire clk, CE, s_rst;
wire signed [Nd-1:0] A;
wire signed [Nd-1:0] B;
                                                                    Nacc
reg signed [2*Nd-1:0];
reg signed [Nacc-1:0] ACCUM;
always @(s_rst,ACCUM)
                                                                              ACCUM
   if (!s rst)
                                          s rst
     ACCUM S \le 0;
                                                                      D Q
                                                                 Nacc
                                                                            Nacc
   else
     ACCUM S <= ACCUM;
                                            2Nd
                                                      Nacc
                                                                      CE
                                                CE
always @(posedge clk)
   if (CE)
    begin
      M \le A^*B;
                                                      The control signals
     ACCUM <= M + ACCUM S;
                                                      must be delayed
    end
```

Bibliography

- S. A. Khan, Digital Design of Signal Processing Systems: A practical Approach, Wiley 2011
- U Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays,
 Springer 2007
- R. Woods, et al., FPGA-based Implementation of Signal Processing Systems, Wiley 2008

Documents

- Cyclone IV. Available in Poliformat
- Cyclone V. Available in Poliformat