
## Verificación con I/O de texto


## Procesado Digital de la Señal en FPGA

2021/2022

## Flujo de verification



## Flujo de verification



## Verilog system functions for file I/O

#### Open a file

- \$fopen opens an existing file for reading ("r") or writing ("w")
- it returns an integer containing the file number or 0 if there was an error integer f;

```
f = $fopen("filename","r");
```

#### **Read formatted text**

- \$fscanf reads formatted text from the file according to the format and writes the results to args
- it returns the number of successful assignments performed

```
integer read_data, scan_num;
scan_num = $fscanf(f, "%d\n", read_data);
```

#### Test for end of file

- \$feof tests for end of file
- If an end-of-file has been reached while reading from the file, a non-zero value is returned; otherwise, a 0 is returned
   \$eof(f);

**Test Bench con I/O texto** 


HDL Model

data\_in data\_out


VAL\_data


val\_in val\_out

proceso "<u>initial</u>": prepara el sistema e indica el comienzo de la lectura del fichero de datos




### Entrada de datos







UUT

## Salida de datos






# Cuenta y monitorización de errores



s out.txt

Dout F

**Error** check



## Fin de la simulación

