```
module RegFile_Alu (RdestRegLoc, RsrcRegLoc, Clk, En, Rst, Imm, Imm_s, OpCode, RdestOut,
 1
      Flags);
 2
         input [3:0] RdestRegLoc, RsrcRegLoc;
input Clk, En, Rst, Imm_s; //Imm_s is 1 when we want to use the Imm value, else its 0 if
 4
     we want to use RegSrc
input [15:0] Imm; //the 16 bit immediate value
 5
 6
7
8
9
         output [15:0] RdestOut; //feeds in to Reg load and is outputed from the ALU
         input [4:0]_OpCode;
10
         output [4:0] Flags;
11
12
         wire [15:0] RsrcOut, AluOutput;
13
         reg [15:0] AluSrcIn;
14
15
         RegFile myReg(
             .RdestRegLoc(RdestRegLoc),
16
17
18
19
             .RsrcRegLoc(RsrcRegLoc),
             .c1k(c1k),
             .En(En)
20
             .Rst(Rst),
21
22
23
24
25
26
27
             .Load(AluOutput),
             .RdestOut(RdestOut),
             .RsrcOut(RsrcOut)
         );
         ALU myALU(
             .Rsrc(AluSrcIn),
28
29
30
             .Rdest(RdestOut),
             .OpCode(OpCode),
             .Flags(Flags),
31
32
33
34
35
             .Out(AluOutput)
         ):
         always @(*) begin
             if (~Imm_s)
36
37
38
39
40
                AluSrcIn <= RsrcOut;
             else begin
                AlusrcIn <= Imm;
             end
41
         end
42
43
      endmodule
44
```