```
module FSM_demo (Rst, Clk, RdestOut);
 2
         input Rst, Clk;
 3
 4
        output [15:0] RdestOut;
5
6
7
         reg [2:0] PS, NS;
reg [15:0] Imm;
8
         reg [3:0] RdestRegLoc, RsrcRegLoc, OpCode, i;
9
         reg en, Imm_s;
10
11
        wire [4:0] Flags;
12
13
         parameter S0 = 3'b000,
                    S1 = 3'b001,
14
15
                    S2 = 3'b010'
16
                    s3 = 3'b011,
17
                    S4 = 3'b100,
                    S5 = 3'b101,
18
                    S6 = 3'b110;
19
20
21
         parameter ADD = 4'b0000;
22
23
24
         RegFile_Alu myRegAlu(
25
            .RdestRegLoc(RdestRegLoc),
26
            .RsrcRegLoc(RsrcRegLoc),
27
            .c1k(c1k),
28
            .En(en),
29
            .Rst(Rst),
30
            .Imm(Imm),
31
            .Imm_s(Imm_s)
32
            .OpCode(OpCode)
33
            .RdestOut(RdestOut),
34
35
            .Flags(Flags)
        );
37
            always@(negedge Rst, negedge Clk) begin
38
            if(~Rst) begin
39
               NS \leq S0;
40
            end
41
            else begin
42
               PS <= NS;
43
               case(NS)
44
                   S0: NS \leq S1;
45
                   S1: NS \ll S2;
46
                   S2: NS <= S3;
47
                   S3: NS <= S3;
48
49
                   default: NS <= S0;</pre>
50
51
               endcase
            end
52
        end
53
54
         always@(PS) begin
55
            case(PS)
56
               S0: begin
57
                   RdestRegLoc = 4'b0000;
58
                   Imm_s = 1;
59
                   Imm = 1;
60
                   en = 1;
61
                   OpCode = 4'b0000;
62
                   RsrcRegLoc = 4'b0;
63
               end
64
65
               S1: begin
                   RdestRegLoc = 4'b0001;
67
                   Imm_s = Imm_s;
68
                   Imm = 2;
69
                   en = en;
70
                   OpCode = OpCode;
                   RsrcRegLoc = RsrcRegLoc;
72
               end
73
```