```
`timescale 1ps/1ps
       module tb_RegFile_wrapper();
 3
           reg [9:0] data_input;
reg ld_Reg, ld_Setup, ld_Imm, clk, en;
 4
 5
6
7
          wire [4:0] Flags;
wire [6:0] out1, out2, out3, out4;
wire[15:0] RdestOut;
 8
 9
10
11
12
           RegFile_wrapper uut (
13
               .data_input(data_input),
14
               .ld_Reg(ld_Reg),
15
               .ld_Setup(ld_Setup),
16
               .ld_Imm(ld_Imm),
17
               .clk(clk),
18
               .en(en),
19
20
21
               .Flags(Flags),
               .out1(out1),
               .out2(out2),
.out3(out3),
22
23
               .out4(out4)
24
25
26
27
               .RdestOut(RdestOut)
           );
           initial begin
28
29
               //initialize the clock
               c1k = 0;
30
               en = 0;
31
32
33
34
35
               //resets all registers to 0
data_input = 8'b00000000;
ld_Setup = 1;
#5; //clk = 1
ld_Setup = 0;
#5
36
37
38
               #5;//c1k = 0
39
               data_input = 8'b10000000;
40
               ld_Setup = 1;
41
               #5; //clk = 0
ld_Setup = 0;
42
43
               #10; //c1k = 0
44
45
46
               //choose a register for rdest and rsrc
47
               data_input = 8'b00000001; //Rdest = reg0; Rsrc = reg1
48
               ld_Reg = 1;
               #5; //clk = 1
ld_Reg = 0;
#5; //clk = 0
49
50
51
52
53
54
55
56
57
               //set immediate value
               data_input = 1;
               ld_{mm} = 1;
               #5; //clk = 1
58
               1d_{Imm} = 0;
59
               \#5 //clk = 0
60
61
               //prepare to load the immediate
62
63
               data_input = 8'b10010000;
               ld_Setup = 1;
#5; //clk = 1
ld_Setup = 0;
64
65
66
               \#5; //cik = 0
67
68
69
70
               en = 1;
               #10; //c1k = 0
72
               en = 0;
73
```

```
74
75
 76
 77
78
79
 80
 81
 82
83
84
85
86
87
               clk = 1;
               $display("Starting Regfile + ALU Wrapper Testbench");
               data_input = 10'b0001000000;
               1d_Reg = 0;
               #10;
 88
89
90
91
92
93
94
               ld_Reg = 1;
               data_input = 10'b0000000000;
               1d\_Setup = 0;
               #10;
               ld_Setup = 1;
data_input = 10'b1111000000;
 95
 96
               1d_{Imm} = 0;
 97
               #10;
 98
99
               ld_{Imm} = 1;
100
               1d_{Inst} = 0;
101
               #10;
102
103
104
105
               //rst all registers
106
107
               data_input = 10'b1000000000;
               ld_Setup = 1;
ld_clk = 1;
ld_Imm = 1;
108
109
110
111
               1d_Reg = 1;
112
113
               1d_Setup = 0;
114
115
116
117
               ld_Setup = 1;
118
119
120
121
                #10;
               //simulate actual user input ADD 8 to the first register
data_input = 10'b00010000000;
ld_Reg = 0;
122
123
124
125
126
               #10;
127
128
               ld_Reg = 1;
129
               data_input = 10'b0110000000;
130
               1d\_Setup = 0;
131
132
               #10;
133
               ld_Setup = 1;
data_input = 10'b0100000000;
134
135
136
               1d_{Imm} = 0;
137
138
               #10;
               ld_imm = 0;
ld_clk = 0;
139
140
141
142
                #10;
143
               ld_clk = 1;
144
145
               //step through again so its on the pos edge
146
               1d_c1k = 0;
```

```
147
148
1d_clk = 1;
149
#10;
150
1d_clk = 0;
151
#10;
152
1d_clk = 1;
153
#10;
154
1d_clk = 0;
155
#10;
156
157
158
end
159
always #5 clk = ~clk;
160
161
162
endmodule
```