```
`timescale <mark>1ps/1ps</mark>
 2
 3
     module tb_RegFile_Alu ();
 4
         reg [3:0] RdestRegLoc, RsrcRegLoc;
 5
6
         reg Clk, En, Rst, Imm_s;
reg [15:0] Imm;
reg [4:0] OpCode;
 7
 8
 9
         wire [4:0] Flags;
wire [15:0] RdestOut;
10
11
12
                               = 4'b0000:
         parameter ADD
         parameter SUB
                               = 4'b0001:
13
                               = 4'b0010;
14
         parameter CMP
                               = 4'b0011;
15
         parameter AND
16
                               = 4'b0100;
         parameter OR
                               = 4'b0101;
17
         parameter XOR
                              = 4'b0110;
18
         parameter NOT
                               = 4'b0111;
19
         parameter LSH
20
                               = 4'b1000:
         parameter RSH
                               = 4'b1001;
21
         parameter ARSH
22
23
         integer i, j, k, l;
24
25
         RegFile_Alu uut(
26
             .RdestRegLoc(RdestRegLoc),
27
             .RsrcRegLoc(RsrcRegLoc),
28
             .clk(clk),
29
             .En(En),
30
             .Rst(Rst),
31
             .Imm(Imm),
32
             .Imm_s(Imm_s)
33
             .OpCode(OpCode)
34
35
             .RdestOut(RdestOut),
             .Flags(Flags)
36
         );
37
38
         initial begin
39
40
             $display("Starting integrated testbench");
41
42
             $display("Setup");
43
44
             C1k = 0;
45
             Rst = 1;
46
             En = 0;
47
             #5; //Clk=1
48
             Rst = 0;
#5; //C1k=0
49
50
             Rst = 1;
51
             RdestRegLoc = 4'b0000;
52
53
             OpCode = ADD;
54
             Imm_s = 1;
55
             Imm = 1
56
             #10; //Clk=0
57
             En = 0;
58
             Imm_s = 0;
59
             if (RdestOut != 1) begin
60
                 $display("Setup Failed");
61
                 $stop;
62
             end
             $display("Setup finished without error.");
63
64
65
             $display("Test adding to different register");
for (i = 1; i < 16; i = i + 1) begin
    RsrcRegLoc = 4'b0;</pre>
66
67
68
69
                RdestRegLoc = i;
70
                En = 1;
                #10; //C1k = 0
72
                En = 0:
73
                 if (RdestOut != 1) begin
```

```
$display("Test failed");
 75
                     $stop;
 76
                 end
                 #10; //c1k = 0
 78
 79
              $display("Setup Fib");
 80
 81
 82
             #5; //cĺk=1
 83
             Rst = 0;
 84
             #5; //\tilde{c1}k=0
 85
 86
              Rst = 1:
 87
              RdestRegLoc = 4'b0001;
 88
              En =
                    1;
 89
             OpCode = ADD;
 90
              Imm_s = 1;
 91
              Imm = 1
 92
              #10; //clk=0
 93
              En = 0;
 94
              Imm_s = 0;
 95
              if (RdestOut != 1) begin
                 $display("Setup Fib Failed");
 96
 97
                 $stop;
 98
 99
              $display("Setup Fib finished without error.");
100
101
              j = 1; k = 1; l = 1;
              for(i' = 1; i' < 15; i = i + 1) begin
102
103
                 RsrcRegLoc = i;
104
                 RdestRegLoc = i - 1;
105
                 En = 1;
                 #10; // Clk = 0
En = 0;
106
107
                 if(RdestOut != j)begin
    $display("Test Fib Failed");
108
109
110
                     $stop;
111
                 end
112
113
                 #10; // clk = 0
114
                 RdestRegLoc = i + 1;
115
                 RsrcRegLoc = i - 1;
116
                 En = 1;
                 #10; // c1k = 0
117
118
                 En = 0;
                 if(RdestOut != j)begin
    $display("Test Fib Failed");
119
120
121
                     $stop;
122
123
124
                  // Fibonacci
125
                 \hat{k} = k + 1; j = 1; l = k; k = j; j = 1;
126
                 #10;
127
              end
128
129
             Rst = 1;
             #5; //Cĺk=1
130
131
              Rst = 0;
132
              #5; //c1k=0
133
              Rst = 1;
              RdestRegLoc = 4'b0000;
134
135
              En = 1;
136
             OpCode = ADD;
137
              Imm_s = 1;
138
              Imm = 1
             #10; //clk=0
En = 0;
139
140
141
              Imm_s = 0;
142
              if (RdestOut != 1) begin
                 $display("Setup LSH Failed");
143
144
                 $stop;
145
              end
146
             OpCode = LSH;
```

```
$display("Setup LSH finished without error.");
148
149
150
              $display("Test LSH same register");
             j = 2; for (i = 0; i < 15; i = i + 1) begin
151
                 En = 1;
                 #10; //Clk = 0
154
                 En = 0;
155
                 if (RdestOut != j) begin
    $display("RdestOut: %b", RdestOut);
    $display("j: %b", j);
    $display("Test failed");
156
157
158
159
160
                    $stop;
                 end
161
                 j = j *
162
163
                 \#10; //C1k = 0
164
             end
165
166
             Rst = 1:
             \#5; //c1k=1
167
168
             Rst = 0;
             #5; //cĺk=0
169
170
             Rst = 1;
             RdestRegLoc = 4'b0100;
171
172
             En =
173
             OpCode = ADD;
174
             Imm_s = 1;
              Imm = 16'b1101000110101100;
175
176
             #10; //c1k=0
             En = 0;
177
             Imm_s = 0;
178
             if (RdestOut != 16'b1101000110101100) begin
179
                 $display("Setup Boolean Operations Failed");
180
181
                 $stop;
182
             end
183
184
             RsrcRegLoc = 4'b0100;
185
             RdestRegLoc = 4'b0011;
             En = 1;
186
             #10;
187
188
             En = 0;
189
              if (RdestOut != 16'b1101000110101100) begin
190
                 $display("Setup Boolean Operations Failed");
191
192
             end
193
             OpCode = AND;
194
             $display("Setup Boolean Operations finished without error.);
195
             #10;
196
             En = 1;
197
             #10;
198
199
                (RdestOut != 16'b1101000110101100) begin
                 $display("Setup Boolean Operations Failed");
200
201
                 $stop;
202
             end
203
             OpCode = OR;
204
             #10;
205
             En = 1;
             #10;
206
207
             En = 0
                (RdestOut != 16'b1101000110101100) begin
208
209
                 $display("Setup Boolean Operations Failed");
210
                 $stop;
              end
             $display("Boolean Operations Passed");
212
213
214
215
216
              $display("All Tests passed");
217
          end
218
          always #5 Clk = \sim Clk;
219
       endmodule
```