```
module RegFile (RdestRegLoc, RsrcRegLoc, Clk, En, Rst, Load, RdestOut, RsrcOut);
          input [3:0] RdestRegLoc, RsrcRegLoc;
 3
         input Clk, En, Rst;
 4
         input [15:0] Load;
 5
6
7
         output [15:0] RdestOut, RsrcOut;
 8
 9
         parameter reg00 = 4'b0000;
         parameter reg01 = 4'b0001;
10
         parameter reg02 = 4'b0010;
11
         parameter reg03 = 4'b0011;
12
         parameter reg04 = 4'b0100;
13
         parameter reg05 = 4'b0101;
14
15
         parameter reg06 = 4'b0110;
16
         parameter reg07 = 4'b0111;
         parameter reg08 = 4'b1000;
17
         parameter reg09 = 4'b1001;
18
         parameter reg10 = 4'b1010;
19
20
         parameter reg11 = 4'b1011;
         parameter reg12 = 4'b1100;
21
22
         parameter reg13 = 4'b1101;
23
         parameter reg14 = 4'b1110;
24
         parameter reg15 = 4'b1111;
25
26
27
         wire [15:0] Out[15:0], enable;
28
         Dec4to16 decoder(
29
             .in(RdestRegLoc),
30
             .E(En),
31
             .en(enable)
32
         );
33
34
35
         genvar i;
          generate
36
          for (i = <mark>0</mark>; i < <del>16</del>; i = i + <u>1</u>)
37
             begin:registerForLoop
38
                 Register register (
39
                    .in(Load),
                    .c1k(c1k)
40
41
                    .en(enable[i]),
42
                    .rst(Rst),
43
                    .out(Out[i])
44
45
             end
46
         endgenerate
47
48
         MUX RdestMux (
             .in00(Out[0]),
.in01(Out[1]),
.in02(Out[2]),
.in03(Out[3]),
.in04(Out[4]),
.in05(Out[5]),
49
50
51
52
53
54
             .in06(Out[6]),
.in07(Out[7]),
55
56
             .in08(Out[8]),
57
58
             .in09(Out[9]),
             .in10(Out[10]),
59
60
             .in11(Out[<mark>11</mark>]),
             .in12(Out[12]),
61
             .in13(Out[13]),
62
             .in14(Out[14]),
.in15(Out[15]),
63
64
65
             .loc(RdestRegLoc),
66
             .out(RdestOut)
67
         );
68
69
         MUX RsrcMux (
70
             .in00(Out[0]),
             .in01(Out[1]),
             .in02(Out[2]),
72
73
             .in03(Out[3]),
```

```
.in04(Out[4])
 75
              .in05(Out[5]),
 76
              .in06(Out[6]),
              .in07(Out
              .in08(Out
 78
 79
              .in09(Out
 80
              .in10(Out
 81
              .in11(Out
              .in12(Out
 83
              .in13(Out
 84
              .in14(Out[<mark>14</mark>]),
              .in15(Out[15]),
 85
 86
              .loc(RsrcRegLoc),
 87
              .out(RsrcOut)
 88
          );
 89
 90
       endmodule
 91
 92
 93
       module Register(in, clk, en, rst, out);
 94
           input [15:0] in;
 95
           input clk, en, rst;
 96
 97
          output reg [15:0] out;
 98
          always @(negedge rst, posedge clk) begin
 99
100
              if (rst == 0)
101
                  out <= 16'b0;
102
103
              else begin
104
                  if (en)
105
                     out <= in;
106
                  else
107
                     out <= out;
108
              end
109
           end
       endmodule
110
111
112
113
       module Dec4to16(in, E, en);
114
           input [3:0] in;
115
           input E;
116
          output [15:0] en;
117
                                      & ~in[2]
& ~in[2]
118
           assign en[0]
                           = \sim in[3]
                                                 & ~in[1]
                                                            & ~in[0]
119
                                      & ~in[
                                                 & ~in[1]
                                                               in[<mark>0</mark>]
           assign en[
                           = \sim in[
                           = \sim in[3]
                                                    in[<u>1</u>]
                                                                      & E;
120
                                      & ~in[
                                                 &
                                                            & ~in[0]
          assign en
                                                    in[1]
121
                                      & ~in[
                                                 &
                                                            &
                                                               in[<mark>0</mark>]
                                                                       & E;
          assign en[
                           = ~in[
122
                           = \sim in[
           assign en
                                                 &
                                                   ~in
                                                            & ~in∣
                                          in[
          assign en
                             ~in[
                                          in
                                                   ~in
                                                               in
124
           assign en
                             ~in
                                          in
                                                    in
                                                              ~in
125
                                                    in
          assign en
                             ~in[
                                          in[
                                                               in
126
                                                              ~in[0]
          assign en[
                               in[
                                        ~in[
                                                   ~in[
127
                               in[
                                                               in[0]
           assign en
                                        ~in[
                                                   ~in[
128
                               in[3]
                                                              ~in[0]
          assign en[
                                        ~in[
                                                    in[
                               in[3]
in[3]
129
          assign en[11]
                                        ~in[
                                                    in[
                                                               in[0]
                                          in[2]
130
          assign en[12]
                                                   ~in[
                                                              \simin[0]
                               in[3] & in[3] & in[3] &
                                         in[2]
in[2]
in[2]
131
           assign en[13]
                                                   ~in[1]
                                                               in[<mark>0</mark>]
132
                                                    in[1]
in[1]
           assign en[14]
                                                    in[
                                                              \simin[0]
           assign en[15] =
133
                                                 &
134
       endmodule
135
       module MUX(in00, in01, in02, in03, in04, in05, in06, in07, in08, in09, in10, in11, in12,
136
       in13, in14, in15, loc, out);
input [15:0] in00, in01, in02, in03, in04, in05, in06, in07, in08, in09, in10, in11, in12
137
         in13, in14, in15;
138
          input [3:0] loc;
139
140
          output [15:0] out;
141
142
           assign out = (loc == 4'b0000) ? in00 :
                           (loc == 4'b0001) ? in01 :
143
                          (loc == 4'b0010) ? in02 :
144
```

endmodule

160

Project: RegFile_Lab2_3710