# **TLE 8444SL**

Quad Half-Bridge Driver IC

**Automotive Power** 





# **Table of Contents**

# **Table of Contents**

1	Overview	. 3
2	Block Diagram	. 4
<b>3</b> 3.1 3.2	Pin Configuration         Pin Assignment         Pin Definitions and Functions	. 6
<b>4</b> 4.1 4.2 4.3 4.4	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance Electrical Characteristics	. 8 . 9 . 9
5.1 5.1.1 5.1.2 5.1.3 5.2 5.3 5.3.1 5.3.2 5.3.3 5.4 5.4.1	Block Description Power Supply General Sleep Mode Reverse Polarity Input / Output Stages Monitoring Functions Diagnostics Power Supply Monitoring Temperature Monitoring Power-Outputs 1-4 (Half Bridge Outputs) Protection and Diagnosis	12 12 13 14 16 16 17 18 19
5.4.1.1 5.4.1.2 5.5 5.5.1	Short Circuit of Output to Ground or Vs	23 24
6	Package Outlines	30
7	Revision History	31



#### **Quad Half-Bridge Driver IC**

**TLE 8444SL** 






#### 1 Overview

#### **Features**

- 4 Half-Bridge Power Outputs (1.3 $\Omega$   $R_{\rm DS(ON)MAX}$  @  $T_{\rm j}$ =150°C)
- Minimum Overcurrent Shutdown at 0.9A
- Simple parallel interface control of Half-Bridge Outputs
- Inverted and Non-inverted Inputs to minimize number of microcontroller connections
- Very low current consumption in sleep mode (max. 5µA)
- Error Flag Diagnosis
- Open Load Diagnosis in ON-state for all outputs
- · Outputs protected against overcurrent
- Over temperature protection with hysteresis
- Over and Under voltage lockout
- 3.3V / 5V compatible inputs with hysteresis
- No crossover current
- · Internal freewheeling diodes
- Thermally enhanced package (fused leads)
- Green Product (RoHS compliant)
- AEC Qualified



PG-SSOP-24-7

#### **Description**

The TLE 8444SL is a protected **Quad-Half-Bridge-IC** targeted towards automotive and industrial motion control applications. It is a monolithic die based on Infineon's smart mixed technology SPT which combines bipolar and CMOS control circuitry with DMOS power devices.

DC-Motors can be driven in forward (cw), reverse (ccw), brake and high impedance modes where as Stepper-Motors can be driven in No-Current, negative / positive output current modes. These various modes can easily be achieved via standard parallel interface of the device to a microcontroller.

The PG-SSOP-24-7 package is advantageous as it saves PCB-board space and costs. The integrated short circuit and over-temperature protection as well as it's built-in diagnosis features such as over- and under voltage-lockout and open load detection improves system reliability and performance.

#### **Target Applications:**

- Unipolar or Bipolar Loads
- Stepper Motors (e.g. Idle Speed Control)
- DC brush Motors

Туре	Package	Marking
TLE 8444SL	PG-SSOP-24-7	TLE8444SL

Data Sheet 3 Rev. 1.1, 2009-07-07



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram



# **Block Diagram**




Figure 2 Terms



**Pin Configuration** 

# **3** Pin Configuration

# 3.1 Pin Assignment




Figure 3 Pin Configuration

# 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1, 2, 11,	GND	Ground; Signal ground; All GND pins must be externally connected together to the
12, 20		common GND potential
3	OUT1	Power Output of Half-bridge 1
		Short circuit protected; with integrated free-wheeling diodes
4, 9, 15,	$V_{S}$	Power Supply Voltage; All $V_{\rm S}$ pins must be externally connected together to the
22		Battery Voltage with Reverse protection Diode, buffer capacitance and Filter against
		EMC. See Application Diagram, Figure 18 and Figure 19 for more information
5	EF1	Error Flag 1 (Diagnosis Output)
		Open drain by default; Low = error
6	IN1	Input Channel of Half-bridge 1
		Controls OUT1, Non-inverting Intput with internal Pull Down
7	IN2	Input Channel of Half-bridge 2
		Controls OUT2, Inverting Input with internal Pull Up
8	EF2	Error Flag 2 (Diagnosis Output)
		Open drain by default; Low = error
10	OUT2	Power Output of Half-bridge 2
		Short circuit protected; with integrated free-wheeling diodes
13, 16,	N.C.	Not Connected
21, 24		



# **Pin Configuration**

Pin	Symbol	Function
14	OUT4	Power Output of Half-bridge 4
		Short circuit protected; with integrated free-wheeling diodes
17	INH	Inhibit Input
		Low = Device in sleep mode
18	IN4	Input Channel of Half-bridge 4
		Controls OUT4, Inverting Input with internal Pull Up
19	IN3	Input Channel of Half-bridge 3
		Controls OUT3, Non-inverting Intput with internal Pull Down
23	OUT3	Power Output of Half-bridge 3
		Short-circuit protected; with integrated free-wheeling diodes



# 4 General Product Characteristics

# 4.1 Absolute Maximum Ratings

# Absolute Maximum Ratings 1)

 $T_{\rm j}$  = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lim	it Values	Unit	Conditions	
			Min.	Max.			
Voltage	es		*	<del></del>		<u> </u>	
4.1.1	Supply voltage	$V_{S}$	-0.3	40	V	_	
4.1.2	Logic input voltages (IN1; IN2; IN3; IN4; INH)	$V_{ m IN(1-4)} \ V_{ m INH}$	-0.3	5.5	V	0 V < V <sub>S</sub> < 40 V	
4.1.3	Logic output voltage (EF <sub>1</sub> ; EF <sub>2</sub> )	V <sub>EF(1+2)</sub>	-0.3	5.5	V	0 V < V <sub>S</sub> < 40 V	
Current	ts						
4.1.4	Output current (diode)	$I_{OUT(1-4)}$	-1	1	Α	_	
4.1.5	Output current (EF <sub>1</sub> ; EF <sub>2</sub> )	$I_{EF(1\text{-}2)}$	-2	5	mA	_	
Tempe	ratures			·			
4.1.6	Junction temperature	$T_{\rm j}$	-40	150	°C	_	
4.1.7	Storage temperature	$T_{stg}$	-50	150	°C	_	
ESD Su	sceptibility						
4.1.8	ESD capability of OUT and $V_{\mathcal{S}}$ pin vers. GND	$V_{ESD}$	-2	2	kV	2)	
4.1.9	ESD capability of logic pins vers. GND	$V_{ESD}$	-2	2	kV	2)	

<sup>1)</sup> Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

<sup>2)</sup> Human Body Model according to ANSI EOS\ESD S5.1 standard (eqv. to MIL STD 883D and JEDEC JESD22-A114)



# 4.2 Functional Range

Pos.	Parameter	Symbol	Lim	it Values	Unit	Conditions
			Min.	Max.		
4.2.1	Supply Voltage Range for Normal Operation	$V_{S(nor)}$	8	18	V	-
4.2.2	Extended Supply Voltage Range for Operation	$V_{S(ext)}$	V <sub>UV OFF</sub>	$V_{OVOFF}$	V	Limit values, deviations possible; After $V_{\rm S}$ rising above $V_{\rm UV\ ON}$
4.2.3	Supply voltage increasing	$V_{S}$	-0.3	$V_{UVON}$	V	Outputs are open
4.2.4	Supply voltage decreasing	$V_{S}$	-0.3	$V_{UVOFF}$	V	Outputs are open
4.2.5	Logic input voltages (IN1; IN2; IN3; IN4; INH)	$V_{ m IN(1-4)} \ V_{ m INH}$	-0.3	5.5	V	-
4.2.6	Junction temperature	$T_{j}$	-40	150	°C	_

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Soldering Point <sup>1)</sup>	$R_{thJSP}$	_	_	26	K/W	pin 1, 2, 11, 12 <sup>2)</sup>
4.3.2	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	60	_	K/W	3)

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> Specified RthJS value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature). Ta=25°C, LS1+HS2+LS3+HS4 are dissipating 1W (0.25W each).

<sup>3)</sup> Specified RthJA value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70μm Cu, 2 x 35μm Cu). Ta=25°C, LS1+HS2+LS3+HS4 are dissipating 1W (0.25W each).



# 4.4 Electrical Characteristics

#### 4.4.3

# **Electrical Characteristics**

 $V_{\rm S}$ = 8 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C, INH = HIGH;  $I_{\rm OUT1-4}$  = 0 A; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
Curren	t Consumption, INH = GND							
4.4.1	Quiescent current	$I_{\mathbb{S}}$	_	1	5	μΑ	$V_{\rm S}$ = 13.5 V; $T_{\rm j}$ < 85°C	
Curren	t Consumption, INH = HIGH			·				
4.4.2	Supply current	$I_{S}$	_	5	10	mA	IN1+3=L, IN2+4=H	
Over- a	ind Under Voltage Lockout							
4.4.3	UV Switch ON voltage	$V_{UVON}$	4.2	_	5	V	$V_{\rm S}$ increasing, see Figure 6	
4.4.4	UV Switch OFF voltage	$V_{UVOFF}$	4	_	4.8	V	$V_{\rm S}$ decreasing, see Figure 6	
4.4.5	UV ON/OFF hysteresis	$V_{UVHY}$	0.05	0.26	0.7	V	$V_{ m UVON}$ - $V_{ m UVOFF}$ , see Figure 7	
4.4.6	OV Switch OFF voltage	$V_{OVOFF}$	21	_	25	V	$V_{\rm S}$ increasing, see Figure 6	
4.4.7	OV Switch ON voltage	$V_{OVON}$	20	_	24	V	$V_{\rm S}$ decreasing, see Figure 6	
4.4.8	OV ON/OFF hysteresis	$V_{OVHY}$	_	1	_	V	$V_{ m OVOFF}$ - $V_{ m OVON,}$ see Figure 7	
Static I	Orain-source ON-Resistance							
4.4.9	High- and low-side switch	$R_{DSON}$	_	0.6	0.8	Ω	$I_{OUT} = \pm 0.8 \text{ A}; T_j = 25 \text{ °C}$	
			_	1.0	1.3	Ω	$I_{OUT} = \pm 0.8 \text{ A}; T_j = 150 \text{ °C}$	
Output	Protection and Diagnosis							
4.4.10	Short Circuit Current <sup>1)</sup>	$I_{\mathrm{SC(1-4)}}$	1.8	2.4	3.2	А	HS+LS each Channel, see Figure 13	
4.4.11	Overcurrent Shutdown Threshold	$I_{\mathrm{SD(1-4)}}$	0.9	1.2	1.6	Α		
4.4.12	Shutdown Delay Time	$t_{dSD(1-4)}$	10	25	50	μs	-	
4.4.13	Open Load Detection Current	$I_{OLD(1-4)}$	6	12	20	mA	each LS Channel, see Figure 15	
4.4.14	Open Load Delay Time	$t_{\text{dOLD(1-4)}}$	200	350	600	μs		
Output	Switching Times		1	<u>'</u>	'			
4.4.15	high-side ON delay-time	$t_{\sf dONH}$	7	10	14	μs	V <sub>S</sub> =13.5V, resistive Load	
4.4.16	high-side switch ON time	$t_{ONH}$	2	6	9	μs	=100 <i>Ω</i> ,	
4.4.17	high-side OFFdelay-time	$t_{dOFFH}$	1	2	4	μs	see Figure 16 and Figure 17	
4.4.18	high-side switch OFF time	$t_{OFFH}$	0.2	1	2	μs	-	
4.4.19	low-side ON delay-time	$t_{\sf dONL}$	2	5	8	μs		
4.4.20	low-side switch ON time	$t_{ONL}$	0.5	1	3	μs		
4.4.21	low-side OFF delay-time	$t_{dOFFL}$	1	2	5	μs		
4.4.22	low-side switch OFF time	$t_{OFFL}$	0.5	1	2	μs		
4.4.23	dead-time	$t_{DB}$	0.1	2	_	μs	$t_{dONH}$ - $t_{ONH}$ - $t_{dOFFL}$ or $t_{dONL}$ - $t_{dONL}$ - $t_{dOFFH}$	
Output	s OUT(1-4), Freewheeling D	iodes	•	•	,			
4.4.24	Forward voltage; upper	$V_{FU}$		1	1.5	V	$I_{\rm F}$ = 0.4 A, INH = LOW	



# Electrical Characteristics (cont'd)

 $V_{\rm S}$ = 8 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C, INH = HIGH;  $I_{\rm OUT1-4}$  = 0 A; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
4.4.25	Forward voltage; lower	$V_{FL}$	_	0.9	1.4	V	$I_{\rm F}$ = 0.4 A, INH = LOW	
Input In	nterface, Logic Inputs IN1, IN	12, IN3, IN	4	"		'		
4.4.26	High-input voltage IN1, IN3	V <sub>INH(1+3)</sub>	2	_	_	V	_	
4.4.27	Low-input voltage IN1, IN3	V <sub>INL(1+3)</sub>	_	_	0.8	٧	_	
4.4.28	High-input voltage IN2, IN4	$V_{INH(2+4)}$	2	_	_	٧	_	
4.4.29	Lowh-input voltage IN2, IN4		_	_	0.8	٧	_	
4.4.30	Hysteresis of input voltage	$V_{INHY}$	0.1	0.3	_	V	_	
4.4.31	Pull down current	$I_{\rm IN(1+3)}$	10	25	50	μΑ	$V_{IN(1+3)} = 2 \text{ V}$	
4.4.32	Pull up current	$I_{IN(2+4)}$	10	25	50	μΑ	$V_{IN(2+4)} = 0.8V$	
Input In	nterface, Logic Inputs INH	, ,	II.		- 1			
4.4.33	High-input voltage	$V_{INHH}$	2	_	_	V	_	
4.4.34	Low-input voltage	$V_{INHL}$	_	_	0.8	V	_	
4.4.35	Hysteresis of input voltage	$V_{INHHY}$	_	0.25	_	V	_	
4.4.36	Pull down current	$I_{INH}$	10	25	50	μΑ	V <sub>INH</sub> = 2 V	
4.4.37	Disable Delay Time	$t_{\sf ddis}$	_	_	100	μs	VS=13.5V, resistive	
4.4.38	Enable Delay Time	$t_{\sf den}$	-	_	100	μs	Load=100 $\Omega$ , see <b>Figure 4</b>	
4.4.39	Time delay to Sleep Mode	$t_{\sf SLEEP}$	-	_	40	μs	INH = LOW until Sleep mode is reached	
Input In	nterface, Error-Flags EF(1+2)	)	II.		- 1			
4.4.40	Low-output voltage level	$V_{EFL(1+2)}$	_	0.2	0.4	V	$I_{\text{EF(1+2)}}$ = 2 mA	
4.4.41	Leakage current	$I_{EFLK(1+2)}$	_	_	10	μΑ	0 V < V <sub>EF(1+2)</sub> < 5.5 V	
4.4.42	Error delay time	$t_{\sf dEF}$	_	5	10	μs	_	
Therma	al Shutdown	1	1			1		
4.4.43	Thermal shutdown junction temperature <sup>1)</sup>	$T_{jSD}$	150	175	200	°C	_	
4.4.44	Thermal switch-on junction temperature 1)	$T_{\rm jSO}$	125	-	175	°C	_	
	1	1	-				+	

<sup>1)</sup> Not subject to production test, specified by design

Data Sheet 11 Rev. 1.1, 2009-07-07



# 5 Block Description

# 5.1 Power Supply

#### 5.1.1 General

The TLE 8444SL has one power supply input  $V_S$  which is connected to the automotive 12V board-net. All power drivers are connected to this supply voltage  $V_S$ . The logic supply voltage for the integrated driver stages and logic block is generated by an internal bandgap reference circuit derived from the 12V board-net. To block the supply voltage of the device, a 47 $\mu$ F electrolytic capacitance is recommended. For EMC improvements a 100nF ceramic capacitance can be added and should be placed as close as possible to the  $V_S$ -Pin of the device. See Application Diagrams, Figure 18 and Figure 19 for more information.

# 5.1.2 Sleep Mode

The TLE 8444SL can be placed in low current-consumption mode (or sleep mode) by setting the input, INH pin to LOW. The INH pin has an internal pull-down current source. In sleep-mode, all output transistors are switched off. An output disable and enable time is specified and this behavior is shown in **Figure 4** below.




Figure 4 Enable and Disable Delay Time



# 5.1.3 Reverse Polarity

The TLE 8444SL requires an external reverse polarity protection. This protection is essential to avoid an undesired reverse current ( $I_{RB}$ ) to flow from ground potential to battery causing excessive power dissipation across the diodes in the event of reverse polarity. Hence a reverse polarity protection diode is recommended (**Figure 5**).




Figure 5 Reverse Polarity Protection



# 5.2 Input / Output Stages

#### **Input Circuit**

The control inputs consist of TTL/CMOS-compatible schmitt-triggers with hysteresis. Inputs IN1 and IN3 have internal pull down circuits whereas IN2 and IN4 have internal pull up circuits. If no signal is applied to the inputs and INH=HIGH, then the drivers will by default be placed in Brake LL mode. In sleep mode, the outputs are switched OFF (tristate or HIgh-Z). For optimized bipolar stepper motor control applications, the IN2 and IN4 inputs have internal inverting structures. This concept allows IN1+IN2 and IN3+IN4 to be tied together, which ultimately reduces µC output pins and provides a '2-phase' type of control to the device (refer to Figure 19 and Figure 21).

#### **Output stages**

The output stages consist of a total of 4 DMOS Half-bridges. Integrated circuits protect the outputs against overcurrent and overtemperature. Positive and negative voltage spikes, which occur during switching of inductive loads, are supressed through integrated free-wheeling diodes.

The Truth Table below shows the output behavior of OUT1 and OUT2 for DC-motor applications. The same table is also applied to OUT 3 and OUT4.

Table 1 Functional Truth Table of Half-bridge 1 and 2 for DC-Motor Application

INH	IN1	IN2	OUT1	OUT2	Mode
0	Х	Χ	Z	Z	Sleep Mode (Low current consumption mode)
1	open	open	L	L	Brake LL (both low side transistors turned-ON)
1	0	0	L	Н	DC-Motor turns counterclockwise (CCW)
1	0	1	L	L	Brake LL (both low side transistors turned-ON)
1	1	0	Н	Н	Brake HH (both high side transistors turned-ON)
1	1	1	Н	L	DC-Motor turns clockwise (CW)

Note: Half-Bridges 1 and 2 form a full bridge

The Truth Table below shows the output behavior of OUT1 and OUT2 for bipolar Stepper-motor applications. The same table is also applied to OUT 3 and OUT4.

Table 2 Functional Truth Table of Half-bridge 1 and 2 for Bipolar Stepper Motor Application

INH	IN1	IN2	OUT1	OUT2	Mode
0	Х	Х	Z	Z	Sleep Mode (Low current consumption mode)
1	open	open	L	L	no current (both low side transistors turned-ON)
1	0	0	L	Н	negative phase current
1	0	1	L	L	no current (both low side transistors turned-ON)
1	1	0	Н	Н	no current (both high side transistors turned-ON)
1	1	1	Н	L	positive phase current

Note: Half-Bridges 1 and 2 form a full bridge

Data Sheet 14 Rev. 1.1, 2009-07-07



IN1, IN3	OUT1, OUT3
0 = Logic LOW	Low side transistor is turned-ON High side transistor is turned-OFF
1 = Logic HIGH	High side transistor is turned-ON Low side transistor is turned-OFF
IN2, IN4	OUT2, OUT4
0 = Logic LOW	High side transistor is turned-ON Low side transistor is turned-OFF
1 = Logic HIGH	Low side transistor is turned-ON High side transistor is turned-OFF
X = don't care	X = don't care
	Z  = High- and Lowside transistor are turned-OFF (Output in Tristate, High Z)



# 5.3 Monitoring Functions

#### 5.3.1 Diagnostics

The EF1 and EF2 pins are open drain outputs and must be externally connected via pull-up resistors to 5V. In normal conditions, the EF1 and EF2 signals are by default high. In case of an error, EF1 and EF2 pins are pulled low. There are 3 different error conditions that could flag a fault condition:

#### 5.3.1.1 Overcurrent

Output shorted to Ground: If an output transistor is turned on and the current rises above the shutdown threshold  $I_{SD}$  for longer than the shutdown delay time  $t_{d\_SD}$ , the output transistor is turned off and the corresponding diagnosis bit is set. Within this delay time, the current is limited to  $I_{SC}$  as shown in **Figure 9**. Changing the INHIBIT input resets the error flag. Also a power down event will reset the Error Flag.

- a) Output short to VS: same behavior as short to GND.
- b) Short across the load: same behavior as short to GND.

# **5.3.1.2** Open load

If the current through the low side transistor is lower than the reference current  $I_{OLD}$  in ON-state for longer than the open-load detection delay time  $t_{d\_OLD}$ , the open-load error flag is set. The output will remain ON. Once the output current increases and  $I_{load} > I_{OLD}$ , the Error Flag will be reset automatically after the  $t_{d\_OLD}$  filter time (**Figure 15**).

#### 5.3.1.3 Over voltage / over temperature

- a) Over voltage: For voltages below the undervoltage switch OFF threshold (V<sub>UVOFF</sub>) and above the overvoltage switch OFF threshold (V<sub>OVOFF</sub>), the output stages will be switched OFF. The Error Flag however only signals the overvoltage switch OFF case (Figure 6). A switching hysteresis is implemented at both thresholds to allow an autorecovery mode if the supply voltage is back within the operational range.
- b) Over Temperature: At a junction temperature higher than the thermal shutdown temperature T<sub>jSD</sub> (typ. 175°C) the device enters thermal shutdown which turns-Off all four output stages simultaneously and the corresponding Error Flags are set with a delay. After cooling down to the thermal switch-on junction temp T<sub>jSO</sub> the device will auto restart. A thermal toggle behavior can be observed (the Error Flags and output stages will be modulated by the thermal time constants; Figure 8).

The Table below shows the behavior of the Error Flags:

Table 3 Diagnosis

EF1	EF2	Interpretation of Error	Error Flag behavior	Output status	Priority
1	1	no error	-	normal operation	-
1	0	overcurrent	latch	latched switch OFF	2
0	1	open load	auto recovery	normal operation	3
0	0	over voltage / over temperature	auto recovery	auto recovery	1



# 5.3.2 Power Supply Monitoring

The power supply Voltage  $V_S$  is monitored for over- and under voltage (refer to block diagram: Figure 1). Figure 6 shows the error flag signalling during an undervoltage and overvoltage situation where as Figure 7 shows the hysteresis concept implemented during undervoltage and overvoltage.

#### **Under Voltage**

If the supply voltage  $V_S$  drops below the switch off voltage  $V_{UVOFF}$ , all output transistors are switched off but the the Error Flags remain high (no error). If  $V_S$  rises again and reaches the switch on voltage  $V_{UVON}$ , the power stages are restarted.

#### **Over Voltage**

If the supply voltage  $V_S$  rises above the switch off voltage  $V_{OVOFF}$ , all output transistors are switched off and the Error Flags are set. The error is not latched, i.e. if  $V_S$  falls again and reaches the switch on voltage  $V_{OVON}$ , the power stages are restarted and the Error Flags are reset.




Figure 6 Error Flag behavior for the Over- and Undervoltge case






Figure 7 Undervoltage Hysteresis

# 5.3.3 Temperature Monitoring

Temperature sensors are integrated in the power stages. Each half bridge (HS+LS) is equipped with one temperature sensor. The temperature monitoring circuit compares the measured temperature to the shutdown thresholds. If one or more temperature sensors reach the shutdown temperature  $T_{\rm jSD}$ , the overtemperature Error Flag is set to LOW. This Error Flag is not latched (i.e. if the temperature falls below the switch on threshold  $T_{\rm jSO}$ , the Error Flag is automatically reset to HIGH again). This is shown in **Figure 8** below.




Figure 8 Overtemperature signalling



# 5.4 Power-Outputs 1-4 (Half Bridge Outputs)

#### 5.4.1 Protection and Diagnosis

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in this target datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### 5.4.1.1 Short Circuit of Output to Ground or Vs

The low-side switches are protected against short circuit to supply and the high-side switches against short to GND.

If a switch is turned on and the current rises above the shutdown threshold  $I_{SD}$  for longer than the shutdown delay time  $t_{dSD}$ , the output transistor is turned off and the corresponding Error Flag is set. Within the delay time, the current is limited to  $I_{SC}$  as shown in **Figure 9**.




Figure 9 Short circuit protection

The delay time is optimized to limit the power that is dissipated in the device during a short circuit event. This scheme allows high peak-currents as required in motor-applications during normal operations.

The output stage stays off and the corresponding diagnostics output information is set until INHIBIT toggles to low and high again or a power-on reset is performed. (refer to Figure 13)






Figure 10 Simplified Schematic for Short circuit protection and Open Load detection in LS-switch




Figure 11 Simplified Schematic for short circuit protection in HS-switch






Figure 12 Simplified Schematic of the TLE8444 Error Flag Generation Concept



# **Short Circuit Diagnosis**

If a short circuit of a halfbridge output to GND is present, the device will behave like displayed in Figure 13 below.




Figure 13 Overcurrent signalling



# 5.4.1.2 Open Load

Open-load detection in ON-state is implemented in the low-side transistors of the bridge outputs. If the current through the low side transistor is lower than the reference current  $I_{OLD}$  in ON-state for longer than the open-load detection delay time  $t_{d_OLD}$ , the open-load error flag is set. The output transistor, however, remains ON. The open load Error Flag has an autorecovery behavior. Example of open load detection is shown below in **Figure 14**, **Figure 15**.




Figure 14 Open Load example




Figure 15 Open Load signalling



# 5.5 Output Switching Capability

#### **Dead Time to prevent Cross Currents**

In bridge configurations the high-side and low-side power transistors are ensured never to be simultaneously "ON" to avoid cross currents. This is usually assured by the integration of delays in the driver stage for the power outputs, generating a so-called dead-time between switching off one Power Transistors while switching on the other Power Transistor of the same half-bridge.

To ensure that there is no overlap of the switching slopes that would lead to a cross current, a dead-time  $t_{db}$  is specified. Refer to **Figure 16** and the test circuit in **Figure 17**.




Figure 16 Switching Time Definitions






Figure 17 Switching Time Characterization Circuit






Figure 18 Application Circuit for DC brush motor loads

**Figure 18**a, Two Motor separately: e.g. mirror x-y position. The motors can be driven independently or in parallel. **Figure 18**b, Three Motor cascaded: e.g. HVAC flap control. The DC brush motors are never ON at the same time. The switching of the cascaded motors should happen one after another. Due to this setup, 3 flaps can be driven, by saving one halfbridge.

**Figure 18**c, Single Motor higher current: Applications with DC brush motors which require higher stall and inrush currents. The application PCB layout of input and output traces must be as symmetrical as possible to assure a proper behavior of the device.

Note: All VS and GND pins must be externally connected together. CS and CS2 capacitors must be placed as close as possible to the Vs pin for optimized EMC performance.






Figure 19 Application Circuit for bipolar stepper motor loads

Note: All VS and GND pins must be externally connected together. CS and CS2 capacitors must be placed as close as possible to the Vs pin for optimized EMC performance.



# 5.5.1 Application Note for Bipolar Stepper Motor Control

#### Current Flow In a H-Bridge for stepper motor control

To achieve a continuous movement of a bipolar stepper motor rotor, the phase current has to be reversed step by step. The current flow through a fullbridge is displayed in **Figure 20** below. Picture a) on the left hand side shows a current flow over HS1 the phase coil of the stepper motor load, the LS2 to GND. The next step reverses the current flow through the phase coil of the motor by switching off HS1 and LS2 and activating HS2 and LS1 instead (Picture b).




Figure 20 Reversing the current in fullbridge operation to achieve a stepper motor movement



#### Control pattern for bipolar stepper motor applications

Bipolar stepper motors applications for linear positioning such as Idle Speed control requires a specific input signal pattern which is displayed in **Figure 21**. Normally, the output switching frequency is lower (approx. < 2kHz). This depends on the used motorload (L/R ratio).




Figure 21 Bipolar stepper motor control (full step mode)



**Package Outlines** 

# 6 Package Outlines




Figure 22 PG-SSOP-24-7 (Plastic/Plastic Green - Dual Small Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

# 7 Revision History

0.40.3

#### **TLE 8444SL**

**Revision History: Rev. 1.1, 2009-07-07** 

Version	Subjects (major changes since last revision)	
1.1	Package Illustration on overview sheet corrected from exposed pad to standard SSOP package	
1.0	Final Data Sheet Release	

Edition 2009-07-07

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.