

2013/07/30 - 1 - Version 0.8



# **Table of Contents**

REVISIO	N HISTORY	4
FEATURE	ES	5
GENERA	L DESCRIPTION	11
BLOCK [	DIAGRAM	. 12
PIN CON	FIGURATION	. 13
1.	TFBGA-305	13
PIN DESC	CRIPTIONS	. 16
1.	NT96655BG 305 PINS	17
1.1.	System interface (9)	17
1.2.	RTC & Power Button Controller (7)  DRAM interface (47)	17
1.3.	DRAM interface (47)	17
1.4.	Sensor interface (33)	19
1.5.	Memory Card interface (29)	21
1.6.	LCD interface (23)	23
1.7.	PWM (20)	
1.8.	Peripheral I/O (19)	26
1.9.	ADC interface (8)	27
1.10.	Audio Codec(10)	28
1.11.	TV interface (2)	28
1.12.	MIPI DSI (7)	28
1.13.	HDMI (13)	28
1.14.	USB device interface (4)	29
1.15.	Power (74)	29
PACKAG	E OUTLINE	. 31
1.	TFBGA-305	31
ELECTR	CAL CHARACTERISTICS	. 32



# 深圳睿鹰科技有限公司

## NT96655

1.		ABSOLUTE MAXIMUM RATINGS	32
2.		ESD PERFORMANCE	33
3.		LATCH-UP IMMUNITY	33
4.		RECOMMENDED OPERATING CONDITIONS	
5.		AC/DC CHARACTERISTICS	34
	5.1.	Power on Sequence	34
	5.2.	General I/O	37
	<i>5.3.</i>	Specific function I/O(RTC, Reset, LVD and PBC)	40
	5.4.	DRAM	41
	5.5.	High speed serial interface(MIPI CSI, LVDS, HiSPi)	43
	5.6.	ADC	45
	<i>5.7.</i>	Audio Codec.	45
	5.8.	TV encoder	
	5.9.	MIPI DSI Tx	47
	5.10.		
	5.11.	USB	52
	5 12	USB Charging Port Detect	56



- 3 -



# **Revision History**

Rev.	Date	Author	Contents			
0.1	2012/02/13	Kevin Hung	First draft version.			
0.2	2012/03/16	Kevin Hung	For PM			
0.3	2012/09/07	Kevin Hung	Add pin number & DDR_PHY(DLL) power issue (ES version)			
0.4	2012/09/28	Kevin Hung	Change AVDD_MPLL1.0V → 1.5V Exchange function pin-out about SN_SHUTTER and SN_FLASH Exchange Microphone R-ch and L-ch Remove HV description			
0.5	2012/11/29	Roy Lo	<ol> <li>Update GPIO pull up/down spec</li> <li>Change RESET, HIS, I/Oz pull up/down resistor symbol.</li> <li>Add I/OSS driving and pull up/down DC characteristics</li> <li>Add I/Os2 driving spec.</li> <li>Change I/O 2.5V spec to 2.8V spec.</li> <li>Add RESET pin Schmitt trigger level spec</li> <li>change TV_RADJ's resistor 470→430 Ohm</li> </ol>			
0.5	2012/12/20	Roy Lo	Update DDRIII I/O driving/sinking spec.			
0.5	2013/01/18	Kevin Hung	Remove DR_CS#, modify N4/K3 pin define for Ver. A/B			
0.5	2013/03/11	Joel	Update CPU & DRAM max. operating frequency			
0.6	2013/05/13	Kevin Hung	Modify default status of MC14 internal resistor from p/u → p/d			
0.6	2013/05/14	Kevin Hung	Exchange N4/K3 pin define for Ver. B/C			
0.7	2013/06/14	Kevin Hung	Add NT96656 in this common version			
0.8	2013/07/30	Kevin Hung	Separate from common version			



# **Features**

<ul><li>Hig</li></ul>	gh Performance 32-bit CPU	
	MIPS32 24Kec with ASE DSP extension	
	MMU embedded	
	16KB instruction and 16KB data cache	
	Embedded ICE makes firmware debugging easier	
	CPU operating frequency up to 432MHz, on the fly programmable	
• Po	ower Management Features	
	Firmware configurable operating frequency of each functional block to meet best pover	ver
	budget	
	Internal power domain partition	Q.
• Inte	egrated Clock Generator	
	Internal PLL with spread spectrum capability	
	12MHz system/USB oscillator	
	32768Hz RTC oscillator	
• Sca	alable Memory Bus Architecture	
	16-bit DDR2 / DDR3 SDRAM bus, supporting up to 2Gb DDR SDRAM	
	DRAM operating frequency up to 373MHz without ODT	
	Tunable DDR frequency on the fly for power saving	
• Sei	nsor Interface Engine	
	Support up to 50M pixels CCD/CMOS image sensor	
	Support high speed serial interface like sub-LVDS/Mipi/HiSPi up to 10 channels for n	nost
	commercial CMOS sensors including Sony, Panasonic, Aptina, Samsung, Sharp and	ł
	Omnivision, etc. (8 channels for dual MIPI version)	
	Support parallel sensor interface for most commercial CCD sensors including Sony,	
	Panasonic, Sharp and CMOS sensors including Aptina and Omnivision	
	Support BT.601/656 video input	
	Support dual sensors input (dual MIPI version only)	
	Support 12-bit (serial) sensor data input	
	Support high speed serial interface sensor pixel rate up to 576MPixels/sec	
	Support continuous shot up to 10 fps for 16MP sensor	
	Support parallel interface sensor pixel clock up to 108MHz	
	Support movie CCD, and horizontal division CCD of SONY	
2013/07/3	/30 - 5 - Version	n 0.8



	Support multiple field, line interleaved CCD of Sharp
	Support smear reduction for CCD sensor
	Built-in color pattern generation
	Sensor black level clamping
	Efficient defect concealment algorithm
	Raw image sub-sample for video & high ISO image
	Flexible image analysis flow for AE, AWB and AF purpose
	Programmable histogram analysis
	Automatic flicker detection
	R/G/B Gamma LUT for sensor linearization correction
	In-pipeline lens shading compensation technology
	In-pipeline color shading compensation technology
	In-pipeline geometric distortion correction technology
	In-pipeline color aberration correction technology
	Support CMOS sensor spatial crosstalk cancellation
	Support in-frame dark frame subtraction with smart defect detection algorithm
	Support rolling shutter correction for CMOS sensor
	Mechanical shutter control
	Flash light control
lma	ge Processing Engine
	Proprietary advanced anti-alias Bayer CFA color interpolation
	Flexible edge rendering, control and enhancement
	Powerful noise reduction technology for still and video recording
	Support motion compensated temporal filtering (MCTF) for efficient video noise reduction
	Support temporal noise reduction with ghost reduction
	R/G/B Gamma LUT
	High precision color correction matrix for sRGB or specific color requirement
	Brightness/contrast and hue/saturation adjustment
	Specific color control technology (Patent)
	3D color conversion for specific color preference tuning
	False color suppression
	Support wide dynamic range (WDR) for local illumination enhancement
lma	ge Manipulation Engine
13/07/3	High quality scaling engine for seamless digital zooming from 1/16x to 16x  Version 0.8
113/11/1	- 6 - Version 0.8



		Support thumbnail image generation	
		Forward/inverse color space transform	
•	Fac	e Detection Engine	
		Very high speed face detection and tracking	
		High accuracy under different light source	
		Programmable target data base	
•	Dig	ital Image Stabilizer	
		Remove unintended hand movement from an image sequence	
		Single frame compensation for video (Total compensation)	*
		Accumulate frame compensation for video (Smart compensation)	11 0
		Motion refresh rate 60Hz	
		Interface search range up to ±32	// // //
		Programmable total compensation range	U
		Accommodate resolution 1080p	
		Adjustable number of motion vectors for motion estimation. Maximum 1024	motion vectors
		per process (16 regions x 64 blocks/region).	
•	LCI	D/TV Display	
		Support dual display including LCD panel and HDMI/TV display simultaneous	usly
		High performance scaling up/down engine, programmable gamma correction	n, color
		transform and color management for LCD or TV display	
G		Separate OSD for LCD panel and TV	
\		Support digital LCD interface for AUO, Casio, CMI (all digital panels will be	supported)
		Support 16-bit RGB parallel interface (RGB565 or Delta RGB) LCD panel up	p to 1024x1024
		resolution	
		Support MIPI DSI for mobile display	
		Support 90° rotation/flip/mirror	
		Support PAL / NTSC video encoder (CVBS format)	
		Integrated 1 internal 10-bit video DACs	
		Support digital interface BT.601/656/1120 output port	
		3.3V / 1.8V LCD / Digital video out	
•	HD	MI	
		Support HDMI v1.3a	
		Support DDC with maximum 100khz access rate for CEA-861-D format	
		Support CEC	
2013	3/07/3	-7-	Version 0.8



		Support 16 bits PCM 32 KHz, 44.1 KHz, 48KHz for maximum 2 channels aud	io output
•	Gra	phic Engine	
		Copy and paste	
		Geometric operation including mirror, flip and rotation	
		Arithmetic operation including addition, subtraction, color keying, logic operation	on and alpha
		blending	
		Support warping function	
		Support anti-alias affine transform	
		Support hardware acceleration for multi-frame processing	
•	Cip	her	$\mathbb{A}$
		64-bit DES, 3DES, and AES-128	
		Both encryption and decryption	
		Big and little endian of input data	
•	H.2	64/AVC CODEC	
		Support encoder BP/MP, level 4.1	
		Support encoder HP, level 4.2	
		Support real-time capability for 1080p30, 720p60, 480p120	
		Support full frame still capture while video recording	
		H.264 high/main profile	
		1 reference picture for P-frame, 2 reference pictures for B-frame	
n	<del> </del>	Support video format MP4, AVI, MOV	
\		Support bit rate control	
		Automatic frame sync for high frame rate	
•	Mot	tion Estimation	
		[-124.75,+124.75] search range in horizontal component	
		[-28.75, +28.75] search range in vertical component	
		MB mode: 16x16, 16x8, 8x16, 8x8, skip, and direct (B-frame)	
•	F/W	Audio CODEC	
		AAC encode / decode (32KHz, 48KHz @ 192kbps)	
		ADPCM encode / decode	
		Noise cancellation for background noise, motor operation, and wind	
•	H/W	Audio CODEC	
7		stereo 16-bits ADC audio recording	
		stereo 16-bits DAC audio playback	
2013	3/07/3	- 8 -	Version 0.8



QQ:848478751 NT96655

2013/07		Version 0.8
	High speed (480Mbps) supported	
	Fully compliant with USB2.0 device/host	
• US	SB	
	SLC NAND type flash	
	Multi-Media card	
	Support eyeFi for wireless connection	
	Support eMMC and hot boot	
	Support UHS-I: UHS50, UHS104 (Max. freq. 108MHz)	
	Support SD 3.0	
	Secure Digital card and SDIO	
• St	orage Memory Controller	
	Dedicated 16 face frames for face detection function	
	Picture in picture function	
n d		
	8 levels of opacity for 8-bit palette OSD	
	256 colors simultaneously out of true color at 8-bit palette OSD	
	Support 8-bit palette and ARGB(4565 or 8565) OSD architecture	
_	ual Graphic-based OSD	
	Audio clock generator	D
	Support I <sup>2</sup> S codec interface	/
	gital Audio Interface	N
	Support MPO file format for 3D image	UP
	Support Exchangeable Image File format (EXIF 2.2.3 and newer)	
	Support input format: 422, 420, 411, 400, 211  JPEG supports downloadable Quantization and Huffman tables	. // M n
	Still image maximum resolutions will be up to 65536x65536 pixels	•
	Support ISO/IEC 10918-1 baseline JPEG compression/decompression.	
	Max. pixel clock 120Mpixel / sec	
	Supports Motion JPEG 30fps@1080P30 video clip/playback function	
	PEG CODEC  Supports Mation, IDEC 20fns@4000D20 vides alig/playback function	
	On-chip speaker driver / stereo headphone drive	
	Support dual microphone inputs	
	Audio sampling rate: 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48kHz	
	Programmable ALC / Noise Gate I	



QQ:848478751 NT96655

		Optionally switchable to be fully compliant with USB 1.1
		Support Control / Isochronous / Interrupt and Bulk transfer
		Support PC camera mode
•	Tim	ners
		RTC can be powered by separate backup battery and operating from 1.5V to 3.6V
		Watch dog timer
		16 programmable HW timers support resolution up to 3MHz and 32 bits counter
•	Per	ipheral Interface
		Support I <sup>2</sup> C interface
		Support 20 channels PWM including built-in 16 (4 sets) pattern generators for μ-Stepping
		motor control.
		Support GPIO and flexible PWM interface with micro-stepping
		Support programmable 3-wired serial interface
		Support SPI for gyroscope reading
		Support UART interface
		Support 8 channels of 10-bit ADC with touch panel interface (2 channels), the max. sample
		rate up to 12.5 KHz per channel
•	On-	chip Boot Strap Loader
		Built-in on-chip mask ROM
		User program can be stored in NAND-type flash and external static memory is not
R		necessary
\		On-chip mask ROM can be disabled
		System can boot from SPI flash, NAND flash, memory cards, eMMC and USB
•	Trip	ole Voltage Power Supply
		1.05V core logic voltage
		1.8V / 1.5V DDRII/DDRIII SDRAM interface voltage
		3.3V I/O interface and analog circuit voltage
•	Pac	kage
	NT9	96655BG: 305 ball TFBGA, 13x13 mm <sup>2</sup>

2013/07/30 - 10 - Version 0.8



**NOVATEK** QQ : 848478751 NT96655

# **General Description**

NT9665xBG is a high image quality, high performance, power saving and cost effective digital still camera (DSC) and digital video camera (DV) controller with excellent digital still image capturing and video streaming capabilities. It is targeted for the application of VGA to 50M pixel DSC/DV resolutions. It can be easily adapted to many high speed CMOS and conventional CCD image sensors with on chip programmable interface timing approach. The controller provides sophisticated video processing methods with built-in hardware acceleration pipeline. This is essential for achieving high performance for per-shot, shot-to-shot, and continuous shooting pictures. The controller provides flexible mechanism for auto white balance, auto exposure and auto-focusing in order to better tradeoff hardware and software efforts over the performance. Embedded H.264 video CODEC supports video recording up to full-HD 1080p30. The HDMI 1.3 Tx is also equipped for HDTV output. Rich storage interfaces are supported to make it ideal for the storage of still pictures and video streaming data. The USB2.0 high speed interface can upload/download the audio/video data efficiently to/from PC.




2013/07/30 - 11 - Version 0.8



QQ: 848478751 NT96655

# **Block Diagram**




2013/07/30 - 12 - Version 0.8



# **Pin Configuration**

1.

TFBGA-305







Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name
A1	DR_D9	E19	I2C_SDA	K11	GND	R3	DR_A0
A2	DR_D14	F1	DR_DQM0	K12	GND	R17	JTAG_TRST#
A3	FL_TRIG	F2	DR_DQM1	K13	VDDK	R18	XTAL_SYSO
A4	SN_DGPIO5	F3	VDD_DR	K14	AVDD_HDMI	R19	XTAL_SYSI
A5	SN_SCK	F6	SP_CLK	K16	AVDD_DAC	T1	DR_A5
A6	SN_VD	F7	PWM6	K17	TV_FSADJ	T2	DR_A3
A7	HSI_D0P	F8	AVDD_HSI_K	K18	HDMI_TX0P	T3	DR_A6
A8	HSI_D2P	F9	AVDD_HSI_RX	K19	HDMI_TX0N	T4	MC5
A9	HSI_D4P	F10	VDD_HSI_IO	L1	DR_D2	T7	MC8
A10	HSI_CK0P	F11	VDD_VBAT	L2	DR_D3	T8	MC13
A11	HSI_D6P	F12	VDDK	L3	DR_RAS#	T9	LCD9
A12	HSI_D8P	F13	UART2_RX	L4	VDD_DR	T10	LCD5
A13	PWR_EN	F14	VDD_IO	L6	PWM7	T11	LCD0
A14	XTAL_RTCI	F17	I2C_SCL	L7	PWM11	T12	AD_IN3
A15	DGPIO3	F18	AVDD_USB_FS	L8	GND	T13	AD_IN1
A16	DGPIO0	F19	USB_DP	L9	GND	T16	AVDD_SPK
A17	UART_TX	G1	DR_D6	L10	GND	T17	AVDD_AUD
A18	UART2_CTS	G2	DR_D1	L11	GND	T18	GND_MPLL
A19	SB_DAT23	G3	AVDD_DLL	L12	GND	T19	AVDD_MPLL
B1	DR_D11	G4	VDD_DR	L13	VDDK	U1	DR_A11
B2	DR_D12	G6	VDD_IO	L14	VDDK	U2	DR_A8
B3	PWM0	G7	PWM5	L16	SD_CAP	U3	DR_A4
B4	SN_DGPIO6	G8	VDD_SN	L17	VDD SDLI	04	MC2
B5	SN_DAT	G9	AVDD_HSI_K	L18	HDMI_TXCP	U5	MC9
B6	SN_HD	G10	AGND_HSI	L19	HDMI_TXCN	U6	MC4
B7	HSI_DON	G11	VDD_RTC VDDK	M1	DR CLK	U7	MC15
B8 B9	HSI_D2N	G12	PWM16	M2 M3	DR_CLK#	U8 U9	LCD12 LCD8
B10	HSI_D4N HSI_CK0N	G13 G14	PWM19	M4	DR_CAS# DR_RESET#	U10	LCD6 LCD4
B10	HSI_D6N	G16	AVDD_USB_LI	M6	LCD20	U11	LCD4 LCD1
B12	HSI_D8N	G17	AGND_USB	M7	LCD19	U12	AD INO
B13	PWR_SW2#	G18	USB_RREF	M8	GND	U13	AVDD ADC
B14	XTAL_RTCO	G19	USB_DM	M9	GND	U14	AD INY
B15	RESET#	H1	DR_D0	M10	LCD16	U15	AGND_ADC
B16	UART RX	H2	DR D7	M11	LCD14	U16	AGND SPK
B17	PWM15	H3	AVDD_DR_1V	M12	AGND DSI	U17	AUD VMIDX
B18	REMOTE RX	H4	VDD DR	M13	MC26	U18	MIC LINN
B19	SB_CK23	H6	VDDK	M14	MC27	U19	MIC_LINP
C1	DR_DQS1	H7	VDDK	M16	MC19	V1	DR_A7
C2	DR_DQS1#	H8	AGND_HSI	M17	MC18	V2	DR_A13
C3	PWM1	H9	GND	M18	MC17	V3	VDD_MC
C4	SN_DGPI07	H10	GND	M19	MC16	V4	MC1
C5	SN_DGPIO4	H11	GND	N1	DR_BA1	V5	MC10
C6	SN_CS	H12	PWR_SW3	N2	DR_CKE	V6	MC7
C7	SN_PXCLK	H13	UART2_RTS	N3	DR_WE#	V7	MC12
C8	HSI_D1P	H14	PWM17	N4	GND	V8	LCD11
C9	HSI_D3P	H16	HDMI_REXT	N6	LCD18	V9	LCD7
C10	HSI_D5P	H17	AGND_HDMI	N7	LCD21	V10	LCD3
C11	HSI_D7P	H18	HDMI_TX2P	N8	VDDK	V11	DSI_D0P
C12	HSI_D9P	H19	HDMI_TX2N	N9	VDDK	V12	DSI_CKP
C13	DGPIO2	J1	DR_DQS0#	N10	LCD15	V13	DSI_D1P
C14	PWR_SW1	J2	DR_DQS0	N11	LCD13	V14	AD_INX
C15	PWM14 DGPIO1	J3	VDD_DR	N12	VDD_DSI_IO	V15	TP_XM HP L
C16 C17	PWM12	J4 J6	DR_VREF PWM8	N13 N14	MC24 JTAG_TMS	V16 V17	AGND_AUD
C17	SB CS3	J6 J7	VDDK	N14 N16	MC22	V17 V18	MIC RINN
C19	SB CS3	J/ J8	GND	N16 N17	MC23	V18 V19	MIC_RINN
D1	DR D8	J8 J9	GND	N17	MC21	W1	DR_A12
D1	DR_D15	J9 J10	GND	N19	MC20	W2	DR_A12 DR_A9
DZ	פו סו סו	310	שאוט	INIJ	IVIOZU	V V Z	DI/_M3

2013/07/30 - 14 - Version 0.8



## NT96655

D3	PWM3	J11	GND	P1	DR_BA0	W3	MC0
D4	PWM2	J12	TESTEN	P2	DR_BA2	W4	MC3
D7	SN_MCLK	J13	PWM18	P3	DR_A2	W5	MC6
D8	HSI_D1N	J14	UART2_TX	P6	LCD22	W6	MC11
D9	HSI_D3N	J16	AGND_DAC	P7	LCD17	W7	MC14
D10	HSI_D5N	J17	TV_CVBS	P8	VDDK	W8	LCD10
D11	HSI_D7N	J18	HDMI_TX1P	P9	VDD_LCD	W9	LCD6
D12	HSI_D9N	J19	HDMI_TX1N	P10	VDD_LCD	W10	LCD2
D13	PWR_SW4	K1	DR_D4	P11	DSI_CAP	W11	DSI_D0N
D16	PWM13	K2	DR_D5	P12	AVDD_DSI_K	W12	DSI_CKN
D17	VBUSI	K3	AGND_DLL	P13	MC25	W13	DSI_D1N
D18	DDC_SDA	K4	VDD_DR	P14	VDD_IO	W14	AD_IN2
D19	DDC_SCL	K6	PWM9	P17	JTAG_TCK	W15	TP_YP
E1	DR_D13	K7	PWM10	P18	JTAG_TDI	W16	HP_R
E2	DR_D10	K8	GND	P19	JTAG_TDO	W17	SPK_P
E3	PWM4	K9	GND	R1	DR_A1	W18	SPK_N
E17	HDMI_PLUG	K10	GND	R2	DR_A10	W19	MIC_BIAS
E18	HDMI_CEC						~ //



2013/07/30 - 15 - Version 0.8



# **Pin Descriptions**

I = input port with Schmitt trigger

O = output port with normal driving/sinking

I/O = bi-directional port with normal driving/sinking and Schmitt input

mvI/O = multi voltage bi-direction port with Schmitt input

HSI = high speed serial interface with multi voltage input port

I/Osw = bi-directional port with strong driving/sinking and wide Schmitt input range

I/Ow = bi-directional port with wide Schmitt input range

I/Os = bi-directional port with strong driving/sinking

I/Os2 = bi-directional port with strong driving/sinking

I/Oss = bi-directional port with strong driving/sinking

I/Oz = bi-directional port with large pull/down resistor

I/O<sub>5VT</sub> = bi-directional port with normal driving/sinking and Schmitt input

OD = open drain output with normal sinking

I/OD = bi-directional port, open drain output

LVD = low voltage detect function pin

p/u = internal pull-up

p/d = internal pull-down

AI = analog input port

Alsyr = analog 5V tolerant input port

AO \(\preceq\) analog output port

AI/O = analog bi-directional port

H = output high

L = output low

P = power or ground

Note: \* means this pin has interrupted function.

2013/07/30 - 16 - Version 0.8



1.

### NT96655BG 305 pins

Total: 305 pins

Alternative GPIO: 133 pins

### 1.1. System interface (9)

1.1.	Cystem interface (	٥,		
Pin No.	Name	Type	Reset	Descriptions
R19	XTAL_SYSI	Al	-	Crystal input for system oscillator. (12MHz)
R18	XTAL_SYSO	AO	-	Output for system oscillator.
B15	RESET#	LVD	p/u	System Reset. Connect a capacitor to ground for reset time control.
J12	TESTEN	I	I p/d	Test mode enable. Keep low for normal operation.
R17	JTAG_TRST# / P_GPIO[31]*	Ю	I p/u	JTAG test logic reset(active low).
N14	JTAG_TMS / P_GPIO[32]*	Ю	I p/d	JTAG test mode select.
P17	JTAG_TCK / P_GPIO[33]*	Ю	I p/d	JTAG test clock input.
P18	JTAG_TDI / P_GPIO[34]*	Ю	l p/d	JTAG test data input.
P19	JTAG_TDO / P_GPIO[35]*	101	I p/d	JTAG test data output.

## 1.2. RTC & Power Button Controller (7)

Pin No.	Name	Type	Default	Descriptions
A14	XTAL_RTCI	Al		Crystal input for real time clock oscillator. (32.768KHz).
B14	XTAL_RTCO	AO	-	Output for real time clock oscillator.
C14	PWR_SW1*	Al	I p/d	Power on/off signal input. (ON/OFF switch use)
B13	PWR_SW2*#	Al	I p/u	Power on/off signal input. (falling edge trigger)
H12	PWR_SW3	I <sub>5VTZ</sub>	I p/d	Power on/off signal input. (5V tolerance Input for VBUSI use)
D13	PWR_SW4	Al	l p/d	Power on/off signal input. (Bettery in use)
A13	PWR_EN	AO	-	Power enable signal output.

<sup>\*</sup> PWR\_SW can trigger interrupt (share RTC interrupt). If this pin isn't used, Novatek recommends connecting this pin to GND.

### **1.3.** DRAM interface (47)

	Pin No.	Name	Type	Reset	Descriptions			
1	M4	DR_RESET#	0	-	Reset signal output for DDR3 DRAM.			
	M1	DR_CLK	0	-	DDAM differential aloak output			
	M2	DR_CLK#	0	-	DRAM differential clock output.			
	N2	DR_CKE	0	-	DRAM clock enable.			

2013/07/30 - 17 - Version 0.8





M3	DR_CAS#									
L3	DR_RAS#	0	-	DRAM control signals						
N3	DR_RAS# DR_WE#									
J4	DR_WE#	Al		DRAM reference voltage input.						
P1	DR_VREF DR_BA0	AI	-	DRAW reference voltage input.						
		0		DDAM bank coloct						
N1	DR_BA1	U	-	DRAM bank select.						
P2	DR_BA2									
R3	DR_A0									
R1 P3	DR_A1 DR_A2									
T2	DR_A2 DR_A3									
U3 T1	DR_A4 DR_A5									
T3	DR_A6									
V1		0	-	DRAM address bus.						
U2	DR_A7									
	DR_A8									
W2	DR_A9									
R2 U1	DR_A10									
	DR_A11									
W1 V2	DR_A12 DR_A13									
F1	DR_DQM0		n (C	DDAM date mask DOMO sorresponds to DOO DOZ and						
F2	DR_DQM1	0	(-)	DRAM data mask: DQM0 corresponds to DQ0-DQ7 and DQM1 corresponds to DQ8-DQ15.						
J2	DR_DQS0									
J1	DR_DQS0#		06	DRAM data strobe. DQS0 corresponds to DQ0-DQ7 an						
C1 /	DR DQS1	1/0		DQS1 corresponds to DQ8-DQ15.						
C2\	DR_DQS1#									
HX	DR_D0									
G2	DR_D1									
L1	DR_D2			DD AAA data baaa ingast/aastaast Jasaan bada						
L2	DR_D3	1/0		DRAM data bus input/output, lower byte.						
K1	DR_D4	I/O	-	(Each bits of lower byte may be permuted to make						
K2	DR_D5			routing simpler).						
G1	DR_D6									
H2	DR_D7									
D1	DR_D8									
A1	DR_D9									
E2	DR_D10			DRAM data hug input/output upper hyte						
B1	DR_D11	1/0		DRAM data bus input/output, upper byte.						
B2		I/O	-	(Each bits of upper byte may be permuted to make						
E1				routing simpler)						
A2	DR_D14									
D2	DR_D15									

2013/07/30 - 18 - Version 0.8



## 1.4. Sensor interface (33)

Pin No.	Name	Туре	Reset	Descriptions
	HSI_D0N /	71		
В7	S_GPI[0]			
	HSI_D0P /			
A7	S_GPI[1]			
	HSI_D1N /			
D8	S_GPI[2]			
	HSI_D1P /			
C8	S_GPI[3]			
	HSI_D2N /			
B8	S_GPI[4]			
_	HSI_D2P /			
A8	S_GPI[5]			
	HSI_D3N /			
D9	S_GPI[6]			
	HSI_D3P /			
C9	S_GPI[7]			
_	HSI_D4N /			
В9	S_GPI[8]			
_	HSI_D4P /			
A9	S_GPI[9]			High speed differential sensor interface and parallel
	HSI_CK0N /	- /		interface.
B10	S_GPI[10]			(when sensor interface is configured as high speed
	HSI_CK0P	HSI		differential sensor interface, the clock lane should be a
A10	S_GPI[11]	1		dedicated differential lane.
	HSI D5N		MG	And each data lanes may be permuted in established
D10	S_GPI[12]		111/1/2	group, refer to below table)
111120	HSI_D5P		7/1/	
C10	S_GPI[13]			
	HSI_D6N			
B11	S_GPI[14]			
	HSI_D6P /			
A11	S_GPI[15]			
5.44	HSI_D7N /			
D11	S_GPI[16]			
044	HSI_D7P /			
C11	S_GPI[17]			
D.10	HSI_D8N /			
B12	S_GPI[18]			
A 12	HSI_D8P /			
A12	S_GPI[19]			
210	HSI_D9N /			
D12	S_GPI[20]			
010	HSI_D9P /			
C12	S_GPI[21]			
		l .		

2013/07/30 - 19 - Version 0.8





D7	SN_MCLK / S_GPIO[24]	mvI/Os	I p/d	Programmable Clock output for sensor
C7	SN_PXCLK / S_GPIO[25]	mvl/Os	I p/d	Sensor Pixel Clock Input
A6	SN_VD / S_GPIO[26]	mvl/O	I p/d	Sensor Vertical Sync input / output
В6	SN_HD / S_GPIO[27]	mvI/O	I p/d	Sensor Horizontal Sync input / output
C6	SN_CS / SPI3_CS / P_GPIO[56]	mvIOs	I p/u	General serial interface 0 or Serial Peripheral Interface 3 Chip Select
A5	SN_SCK / SPI3_CLK / I2C_SCL / P_GPI0[57]	, mvIOD	I p/u	General serial interface 0 or Serial Peripheral Interface 3 clock output.  I2C-BUS clock output(Open Drain IO structure)
B5	SN_DAT // SPI3_DO // I2C_SDA // P_GPIO[58]	, mvIOD	I p/u	General serial interface 0 or Serial Peripheral Interface 3 data output.  I2C-BUS data input / output(Open Drain IO structure)
C5	SN_DGPIO4*	mvlO	I p/d	General purpose Input / output
A4	SN_DGPIO5*	mvlO	I p/d	General purpose Input / output
B4	SPI3_DI / SN_FLASH / SN_DGPIO6*	mvIO	l p/d	Serial Peripheral Interface 3 data input. Flash Signal input from sensor
C4	SN_SHUTTER SN_DGPIO7*	mvlO	l p/d	Shutter signal input from sensor


Note\*: The pin can trigger interrupt.

Note1: The input voltage of HSI corresponds to GVDD\_SN.

Note2 The mvI/O voltage of Sensor interface corresponds to VDD\_SN.

Name	LVDS		HiSPi		MIPI CS	SI .	Parallel (12 bit	s)	CCIR601 (16 bits	s)	CCIR601 (8 b	its)
S_GPI[0]	HSI_D0N	L	SLVS_D0N	1	CSI_D0N		SN_D0					
S_GPI[1]	HSI_D0P		SLVS_D0P	1	CSI_D0P		SN_D1					
S_GPI[2]	HSI_D1N	1	SLVS_D1N	▶ I	CSI_D1N	- 1	SN_D2	_				
S_GPI[3]	HSI_D1P	Т	SLVS_D1P	1	CSI_D1P	- 1	SN_D3	_				
S_GPI[4]	HSI_D2N	_	SLVS_D2N	I	CSI_D2N	1	SN_D4	1	CCIR_Y0	-		
S_GPI[5]	HSI_D2P	Τ	SLVS_D2P	I	CSI_D2P	1	SN_D5	1	CCIR_Y1	-		
S_GPI[6]	HSI_D3N		SLVS_D3N		CSI_D3N		SN_D6		CCIR_Y2	1		
S_GPI[7]	HSI_D3P	1	SLVS_D3P	1	CSI_D3P		SN_D7		CCIR_Y3	1		
S_GPI[8]	HSI_D4N	1					SN_D8		CCIR_Y4	1		
S_GPI[9]	HSI_D4P	1					SN_D9	_	CCIR_Y5	_		
S_GPI[10]	HSI_CK0N	ı	SLVS_CKN	ı	CSI_CKN		SN_D10		CCIR_Y6	1		
S_GPI[11]	HSI_CK0P	ı	SLVS_CKP	ı	CSI_CKP		SN_D11		CCIR_Y7	1		
S_GPI[12]	HSI_D5N	Ι							CCIR_C0		CCIR_YC0	1
S_GPI[13]	HSI_D5P	Ι							CCIR_C1		CCIR_YC1	ı
S_GPI[14]	HSI_D6N	Ι							CCIR_C2		CCIR_YC2	
S_GPI[15]	HSI_D6P	Ī							CCIR_C3		CCIR_YC3	
S_GPI[16]	HSI_D7N	Ī							CCIR_C4	1	CCIR_YC4	Ī
S_GPI[17]	HSI_D7P	Ī							CCIR_C5	1	CCIR_YC5	Ī
S_GPI[18]	HSI_D8N	Ī							CCIR_C6	1	CCIR_YC6	Ī

2013/07/30 - 20 - Version 0.8



## NT96655

S_GPI[19]	HSI_D8P	ı							CCIR_C7	ı	CCIR_YC7	ı
S_GPI[20]	HSI_D9N	-							CCIR_VD	ı	CCIR_VD	ı
	HSI_D9P	1							CCIR_HD	-	CCIR_HD	Ι.
	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0				
S_GPI[25]	SN_PXCLK	1					SN_PXCLK	ı				
S_GPI[26]	SN_VD	I/O					SN_VD	I/O				
S_GPI[27]	SN_HD	I/O					SN_HD	I/O				
SN_DGPIO4									CCIR_CLK		CCIR_CLK	/ I

## **1.5.** Memory Card interface (29)

Pin No.	Name	Туре	Reset	Descriptions
L16	SD_CAP	Р	-	Internal Supply Voltage decoupling for SDIO interface. (3.3/1.8V switchable, default 3.3V)
W3	MC0 / C_GPIO[0]	mvI/O	I p/u	Memory Card interface(see below table)
V4	MC1 / C_GPIO[1]	mvl/O	I p/u	
U4	MC2 / C_GPIO[2]	mvl/O	I p/u	
W4	MC3 / C_GPIO[3]	mvl/O	I p/u	
U6	MC4 / C_GPIO[4]	mvl/O	I p/u	a a la
T4	MC5 / C_GPIO[5]	mvl/O	71 p/u	
W5	MC6 C_GPIO[6]	mvl/O	1 p/u	
V6	MC7 C_GRIO[7]	mvl/O	I p/u	5
RES	MC8 C_GPIO[8]	mvl/O	l p/u	
U5	MC9 C_GPIO[9]	mvl/O	I p/u	
V5	MC10 / C_GPIO[10]	mvl/O	I p/u	
W6	MC11 / C_GPIO[11]	mvI/O	I p/u	
V7	MC12 / C_GPIO[12]	mvl/O	I p/d	
Т8	MC13 / C_GPIO[13]	mvl/O	I p/d	
W7	MC14 / C_GPIO[14]	mvI/O	I p/d	
U7	MC15 / C_GPIO[15]*	mvI/O	I p/u	
M19	MC16 / C_GPIO[16]	I/Os	I p/d	
M18	MC17 /	1/0	l p/u	
2013/07/30	7		-	- 21 - Version 0.8

2013/07/30 - 21 - Version 0.8





	C_GPIO[17]			
M17	MC18 / C_GPIO[18]	I/O	I p/u	
M16	MC19 / C_GPIO[19]	I/O	I p/u	
N19	MC20 / C_GPIO[20]	I/O	I p/u	
N18	MC21 / C_GPIO[21]*	I/O	I p/u	
N16	MC22 / C_GPIO[22]*	I/Os	I p/d	
N17	MC23 / C_GPIO[23]*	I/O	I p/u	
N13	MC24 / C_GPIO[24]*	I/O	I p/u	
P13	MC25 / C_GPIO[25]*	I/O	I p/u	
M13	MC26 / C_GPIO[26]*	I/O	I p/u	
M14	MC27 / C_GPIO[27]*	I/O	I p/u	

Note\*: The pin can trigger interrupt.

Note1: The mvI/O voltage of MC0-15 corresponds to VDD\_MC.

Note2: The IO voltage of MC16~21 corresponds to SD\_CAP, it could be switched between 3.3/1.8V by the register.

### Memory card interface pinmux table

	S) Hallard M.					
Name	NAND Flash	SD/MMC/eMMC	SD	SPI flash	SPI	I2S
MC0	NAND_D0 VO	eMMC_D0 I/O		SPI_DO/D0 I/	0	
MC1	NAND_D1 \\I/O	eMMC_D1 I/O		SPI_DI/D1 I/	0	
MC2	NAND_D2 I/O	eMMC_D2 I/O		SPI_CLK (	0	
MC3	NAND_D3 I/O	eMMC_D3 I/O		SPI_WP/D2	O	
MC4	NAND_D4 I/O	eMMC_D4 I/O		SPI_HOLD/D3 I/	0	
MC5	NAND_D5 I/O	eMMC_D5 I/O				
MC6	NAND_D6 I/O	eMMC_D6 I/O				
	NAND_D7 I/O	eMMC_D7 I/O				
	NAND_CS0# O			SPI_CS# (		
	NAND_CS1# O	eMMC_CLK O				
MC10	NAND WE# O					
MC11	NAND_RE# O	eMMC_CMD I/O				
MC12	NAND_CLE O					
MC13	NAND_ALE O					
MC14	NAND_WP# O					
MC15	NAND_RDY I					
MC16			SD_CLK O			
MC17			SD_CMD I/O			
MC18			SD_D0 I/O			
MC19			SD_D1 I/O			
MC20			SD_D2 I/O			
MC21			SD_D3 I/O			

2013/07/30 - 22 - Version 0.8





MC22	SDIO_CLK	0			SPI_CLK	0	I2S_MCLK	0
MC23	SDIO_CMD	I/O			SPI_CS#	0	I2S_BCLK	I/O
MC24	SDIO_D0	I/O			SPI_DI	-	I2S_SYNC	0
MC25	SDIO_D1	I/O			SPI_DO	0	I2S_DO	0
MC26	SDIO_D2	I/O					I2S_DI	
MC27	SDIO_D3	I/O						

### **1.6.** LCD interface (23)

Pin No.	Name	Type	Reset	Descriptions
T11	LCD0 / L_GPIO[0] / BS0	mvl/O	I p/d	LCD Signal Bus / BS20 : BOOT_SRC The boot source setting description: 0x0: NAND with RS ECC
U11	LCD1 / L_GPIO[1] / BS1	mvl/O		0x1: Boot card (Select by BOOT_CARD) 0x2: eMMC (SDIO2_2) 0x3: USB full speed
W10	LCD2 / L_GPIO[2] / BS2	mvl/O	I p/d	0x4: SPI flash 0x5: USB high speed 0x6: NAND with Hamming ECC 0x7: BMC (SPI)
V10	LCD3 / L_GPIO[3] / BS3	mvl/O	I p/d	LCD Signal Bus / BS3: Reserved for F/W(MPLL control flow) BS63 is for IC debugging setting. Please keep low at reset signal rising edge.
U10	LCD4 L_GPIO[4] // BS4	mvI/O	l p/d	LCD Signal Bus / BS4 : BOOT_CARD Boot card select 0: SD 1: SDIO (SDIO2_2)
[F10]	LCD5 L_GPIO[5] BS5	mvI/O	l p/d	LCD Signal Bus / BS5 : EJTAG_SEL EJTAG select 0: GPIO (TRST, TMS, TCK, TDI, TDO are GPIO) 1: EJTAG
W9	LCD6 L_GPIO[6] / BS6	mvl/O	I p/d	LCD Signal Bus / BS6 : MPLL_CLK_SEL Select clock source of PLL. 0: APLL clock output (From APLL clock) 1: Bypass APLL (From external clock)
V9	LCD7 / L_GPIO[7] / BS7	mvl/O	I p/d	LCD Signal Bus / BS7 : EMMC_BUSWIDTH eMMC boot bus width 0: 4 bits data bus 1: 8 bits data bus
U9	LCD8 / L_GPIO[8]	mvl/O	I p/d	
Т9	LCD9 / L_GPIO[9]	mvl/O	I p/d	I CD Signal Bug
W8	LCD10 / L_GPIO[10]	mvl/O	I p/d	LCD Signal Bus
V8	LCD11 / L_GPIO[11]	mvl/O	I p/d	

2013/07/30 - 23 - Version 0.8





	1		1	_
U8	LCD12 / L_GPIO[12] / BS8	mvl/O	l p/d	LCD Signal Bus / BS8 : EMMC_BOOTMODE eMMC boot mode 0: single rate + backward timing 1: dual rate + high speed timing
N11	LCD13 / L_GPIO[13] / BS9	mvl/O	I p/d	LCD Signal Bus/ BS9 : EMMC_DDR_DATA_ORDER eMMC DDR data order 0: Odd byte (1 <sup>st</sup> byte) first 1: Even byte (2 <sup>nd</sup> byte) first
M11	LCD14 / L_GPIO[14] / BS10	mvl/O	I p/d	LCD Signal Bus/ BS10: MIPS_DEBUG_MODE_SEL Enable NT9665x enters CPU debug mode. Internal CPU state will be outputted to debug port on storage interface (MC[180]) 0: Normal mode 1: CPU debug mode BS10 for IC debugging setting. Please keep low at reset signal rising edge.
N10	LCD15/ L_GPIO[15]	mvI/O	I p/d	
M10	LCD16 / L_GPIO[16]	mvI/O	I p/d	
P7	LCD17 / L_GPIO[17]	mvI/O	I p/d	
N6	LCD18 / L_GPIO[18]*	mvl/O	/I p/d	LCD Signal Bus
M7	LCD19 L_GPIO[19]*	mvl/O	1 p/d	LED Signal Bus
M6	LCD20 L_GPIO[20]	mvl/O	I p/d	501
NZ	LCD21 / L_GPIO[21] (	mvl/O	l p/d	
P6	LCD22 L_GPIO[22]	mvI/O	I p/d	

Note1: The mvI/O voltage of LCD interface corresponds to VDD\_LCD.

### LCD interface pinmux table

Name	CCIR(8 bits)		Serial RGB		CC	CIR(16 bits	s)	i80/M68		CCIR & RGB (secondary panel)	MPU Serial (secondary panel)
LCD0	CCIR_YC0	0	RGB_D0	0	CCIR	_Y0	0	MPU_D0	I/O		
LCD1	CCIR_YC1	0	RGB_D1	0	CCIR	_Y1	0	MPU_D1	1/0		
LCD2	CCIR_YC2	0	RGB_D2	0	CCIR	_Y2	0	MPU_D2	1/0		
LCD3	CCIR_YC3	0	RGB_D3	0	CCIR	_Y3	0	MPU_D3	1/0		
LCD4	CCIR_YC4	0	RGB_D4	0	CCIR	_Y4	0	MPU_D4	1/0		
LCD5	CCIR_YC5	0	RGB_D5	0	CCIR	_Y5	0	MPU_D5	I/O		
LCD6	CCIR_YC6	0	RGB_D6	0	CCIR	_Y6	0	MPU_D6	1/0		
LCD7	CCIR_YC7	0	RGB_D7	0	CCIR	_Y7	0	MPU_D7	1/0		
LCD8	CCIR_CLK	0	RGB_CLK	0	CCIR	_CLK	0	MPU_TE			
LCD9	CCIR_VD	0	RGB_VD	0	CCIR	_VD	0	MPU_CS#	0		
LCD10	CCIR_HD	0	RGB_HD	0	CCIR.	_HD	0	MPU_RS	0		
LCD11					CCIR	DE	0	MPU_WR#	0		

2013/07/30 - 24 - Version 0.8





LCD12				CCIR_C0	0	MPU_RD#	0	RGB_YC0	0		
LCD13				CCIR_C1	0	MPU_D8	I/O	RGB_YC1	0	MPU_SDO	0
LCD14				CCIR_C2	0	MPU_D9	I/O	RGB_YC2	0	MPU_SDI	
LCD15				CCIR_C3	0	MPU_D10	I/O	RGB_YC3	0	MPU_CS	0
LCD16				CCIR_C4	0	MPU_D11	I/O	RGB_YC4	0	MPU_RS	0
LCD17				CCIR_C5	0	MPU_D12	I/O	RGB_YC5	0	MPU_CLK	0
LCD18				CCIR_C6	0	MPU_D13	I/O	RGB_YC6	0	MPU_SDIO	1/0
LCD19				CCIR_C7	0	MPU_D14	I/O	RGB_YC7	0	MI_TE	1
LCD20	LCD_CS	0				MPU_D15	I/O	RGB _CLK	0		
LCD21	LCD_CLK	0				MPU_D16	I/O	RGB_VD	0		
LCD22	LCD_DAT	0				MPU_D17	I/O	RGB_HD	0		

# **1.7.** PWM (20)

Pin No.	Name	Type	Reset	Descriptions
В3	PWM0 / ME_SHUT0 / P_GPIO[36]	I/O	I p/d	
С3	PWM1 / ME_SHUT1 / P_GPIO[37]	I/O	I p/d	PWM output pin. Mechanical Shutter control output. Micro-stepping control module 1.
D4	PWM2 / P_GPIO[38]	I/O	I p/d	iviicio-stepping control module 1.
D3	PWM3 / P_GPIO[39]	I/O	I p/d	
E3	PWM4 / P_GPIO[40]	I/O	l p/d	
G7	PWM5 P_GPIO[41]	10	l p/d	PWM output pin.  Micro-stepping control module 2.
F7	PWM6 P_GRIO[42]	I/O	I p/d	Serial Peripheral Interface
146	PWM7 P_GPIO[43]	1/0	1 p/d	
J6	PWM8 P_GPIO[44]	1/0	I p/d	
K6	PWM9 / P_GPIO[45]	1/0	I p/d	PWM output pin.
K7	PWM10 / P_GPIO[46]	1/0	l p/d	Micro-stepping control module 3.
L7	PWM11 / P_GPIO[47]	1/0	I p/d	
C17	PWM12 / P_GPIO[48]	I/O	I p/d	
D16	PWM13 / P_GPIO[49]	I/O	I p/d	PWM output pin.
C15	PWM14 / P_GPIO[50]	I/O	I p/d	Micro-stepping control module 4.
B17	PWM15 / P_GPIO[51]	I/O	I p/d	
G13		1/0	l p/d	PWM output pin.
G13 2013/07/30	PWM16 /	1/0	r <del>pru</del>	- 25 - Version 0.8





	ME_SHUT0 / P_GPIO[52]			
H14	PWM17 / ME_SHUT1 / P_GPIO[53]	I/O	I p/d	Mechanical Shutter control output.
J13	PWM18 / P_GPIO[54]*	I/O	I p/d	PWM output pin.
G14	PWM19 / P_GPIO[55]*	I/O	I p/d	PWM output pin.

Name	PWM		M-shutter		u-stepping		SPI		
PWM0	PWM0	0	ME_SHUT0	0	uSTP1_A	0			
PWM1	PWM1	0	ME_SHUT1	0	uSTP1_B	0			
PWM2	PWM2	0			uSTP1_C	0			
PWM3	PWM3	0			uSTP1_D	0			
PWM4	PWM4	0			uSTP2_A	0	SPI3_CLK	0	
PWM5	PWM5	0			uSTP2_B	0	SPI3_CS#	0	
PWM6	PWM6	0			uSTP2_C	0	SPI3_DO	0	
PWM7	PWM7	0			uSTP2_D	0	SPI3_DI	0	
PWM8	PWM8	0			uSTP3_A	9			
PWM9	PWM9	0			uSTP3_B	0	Mark	1	
PWM10	PWM10	0			uSTP3_C	0			
PWM11	PWM11	0			uSTP3_D	9			
PWM12	PWM12	0			uSTP4_A	0			
PWM13	PWM13	0			uSTP4_B	0		4	
PWM14	PWM14	0			uSTP4_C	0		II	
PWM15	PWM15	0	. 1		uSTP4_D	0		M	
PWM16	PWM16	0	ME_SHUTO //	0				1/	
PWM17	PWM17	O	ME_SHUT1	0					
PWM18	PWM18	0							
PWM19	PWM19 1	0				1/5			

# **1.8.** Peripheral I/O (19)

Pin No.	Name	Type	Reset	Descriptions
E19	I2C_SDA / P_GPIO[0]*	I/OD	l p/u	I2C-BUS clock output(Open Drain IO structure)
F17	I2C_SCL / P_GPIO[1]*	I/OD	l p/u	I2C-BUS data input / output(Open Drain IO structure)
C19	SB_CS2 / SPI3_CS / P_GPIO[7]*	1/0	1 1 15/11	Serial Interface Chip Select 2 Serial Peripheral Interface 3 chip select output
C18	SB_CS3 / SPI3_DI / P_GPIO[8]*	I/O		Serial Interface Chip Select 3 Serial Peripheral Interface 3 data input
B19	SB_CK23 / SPI3_CLK / P_GPIO[9]*	I/O		Serial Interface Clock 2 & 3 Serial Peripheral Interface 3 clock output
A19	SB_DAT23 / SPI3 DO /	I/O	I I n/a	Serial Interface Data 2 & 3 Serial Peripheral Interface 3 data output

2013/07/30 - 26 - Version 0.8





	P_GPIO[10]*			
A17	UART_TX / P_GPIO[15]	I/O	0	UART Transmit
B16	UART_RX / P_GPIO[16]*	I/O	I p/u	UART Receive
J14	UART2_TX / SPI2_CS / P_GPIO[17]*	I/O	I p/u	UART2 Transmit Serial Peripheral Interface 2 chip select output
F13	UART2_RX / SPI2_CLK / P_GPIO[18]*	I/O	I p/u	UART2 Receive Serial Peripheral Interface 2 clock output
H13	UART2_RTS / SPI2_DO / P_GPIO[19]*	I/O	I p/u	UART2 Request To Send Serial Peripheral Interface 2 data output
A18	UART2_CTS / SPI2_DI / P_GPIO[20]*	I/O	I p/u	UART2 Clear To Send Serial Peripheral Interface 2 data input
B18	REMOTE_RX / PICNT3 / P_GPIO[25]*	I/Os2	I p/u	Infrared Remote-control Received Data Pulse Counter 3 input
A3	FL_TRIG / S_GPIO[28]	I/Os	I p/d	Flash Light Trigger Control
F6	SP_CLK / PICNT4 / S_GPIO[29]*	I/Oss	I p/d	Clock Output for Micro-stepping Motor Control Pulse Counter 4 input
A16	PICNT1 DGPIO0*	I/Osw	I p/d	Pulse Counter 1 input
C16	PICNT2 / DGPIO1*	I/Osw	l p/d	Pulse Counter 2 input
C13	SD_CD# DGPIO2*	I/Osw	I p/u	Card Detect input pin
A15	SD_WP# \ DGPIO3*	I/Osw	I p/u	Write protect input pin

# 1.9. ADC interface (8)

Pin No.	Name	Туре	Reset	Descriptions
U12	AD_IN0	Al	-	General ADC 0 Input with buffer.
T13	AD_IN1*	ΑI	-	General ADC 1 Input with configurable trigger function
W14	AD_IN2*	AI	-	General ADC 2 Input with configurable trigger function
T12	AD_IN3	ΑI	-	General ADC 3 Input with buffer.
V14	AD_INX	ΑI	-	General ADC X Input and Touch Panel Control Interface
U14	AD_INY	ΑI	-	General ADC Y Input and Touch Panel Control Interface
W15	TP_YP	Al	-	Touch Panel Control Interface
V15	TP_XM	Al	-	Touch Panel Control Interface

2013/07/30 - 27 - Version 0.8



## **1.10.** Audio Codec(10)

Pin No.	Name	Type	Reset	Descriptions
W19	MIC_BIAS	AO	-	Microphone working bias output.
V19	MIC_RINP	Al	-	Right channel microphone differential input positive side.
V18	MIC_RINN	Al	-	Right channel microphone differential input negative side.
U19	MIC_LINP	Al	-	Left channel microphone differential input positive side.
U18	MIC_LINN	Al	-	Left channel microphone differential input negative side.
U17	VMIDX	AO		Decoupling for audio codec reference voltage. Connect
017	VIVIIDA	٨٥		4.7uF capacitor to ground.
W16	HP_R	AO	-	Right channel headphone output. (or Line out)
V16	HP_L	AO	-	Left channel headphone output. (or Line out)
W17	SPK_P	AO	-	Speaker Output of Right Channel
W18	SPK_N	AO	-	Speaker Output of Left Channel

## **1.11.** TV interface (2)

Pin No.	Name	Type	Reset	Descriptions
J17	TV_CVBS	AO		Video Data Output Composite video output.
K17	TV_FSADJ	AI	-	Full Screen Adjust Pin TV DAC Full-scale adjust control pin. A 430 Ω/1% resistor connected between this pin and GND controls the full-scale output current on the TV_CVBS output.

# 1.12. MIPI DSI (7)

Pin No.	Name	Type	Reset	Descriptions					
P19	DSI_CAP	P	11-11	Internal Supply Voltage decoupling for DSI LP mode circuit.					
V12	DSI_CKP	AO		MIPI DSI differential clock lane output					
W12	DSI_CKN	AO	-	WIFT D31 dillerential clock lane output					
V11	DSI_D0P	AO	-						
W11	DSI_D0N	AO	-	MIDL DCI differential data lone input / output					
V13	DSI_D1P	AO	-	MIPI DSI differential data lane input / output					
W13	DSI_D1N	AO	-						

# **1.13.** HDMI (13)

Pin No.	Name	Type	Reset	Descriptions
L18	HDMI_TXCP	AO		TMDS Low Voltage Differential Signal Output Clock
L19	HDMI_TXCN	Y)	-	Tivido Low voltage differential oliginal output clock
K18	HDMI_TX0P	AO	-	TMDS Low Voltage Differential Signal Output Data
K19	HDMI_TX0N			
J18	HDMI_TX1P			
J19	HDMI_TX1N			
H18	HDMI TX2P			

2013/07/30 - 28 - Version 0.8



H19	HDMI_TX2N			
H16	HDMI_REXT	Al	-	Voltage Swing Adjust. Connect 1.2KΩ/1% resistor to HDMI GND
E18	HDMI_CEC / P_GPIO[27]*	I/O <sub>5VT</sub>	I p/u	Consumer Electronics Control. CEC is 5V tolerance input.
D18	DDC_SDA / P_GPIO[28]	I/OD <sub>5VT</sub>	I p/u	Display Data Channel SDA. DDCSDA is 5V tolerance input.
D19	DDC_SCL / P_GPIO[29]	I/OD <sub>5VT</sub>	I p/u	Display Data Channel SCL. DDCSCL is 5V tolerance input.
E17	HDMI_PLUG / P_GPIO[30]*	I/O <sub>5VT</sub>	I p/d	Hot Plug Detect. HOTPLUG is 5V tolerance input.

## 1.14. USB device interface (4)

Pin No.	Name	Type	Reset	Descriptions
D17	VBUSI*	I <sub>5VTZ</sub>	I p/d	USB V <sub>BUS</sub> Input. This pin is 5V tolerance input
F19	USB_DP	AI/O	-	USB FS/HS Differential Data Plus (D+)
G19	USB_DM	AI/O	-	USB FS/HS Differential Data Minus (D-)
G18	USB_RREF	Al	-	USB reference resistor. Connect $12K\Omega/1\%$ resistor to GND

# **1.15.** Power (74)

Pin No.	Name	Туре	Descriptions
F12, G12, H6, H7,			
J7, K13, L13, L14,	VDDK(11)	PC	Core Power
N8, N9, P8			
F14, G6, P14	VDD_IO(3)	P	I/O Pad Power
H9, H10, H11, J8,			
J9, J10, J11, N4,			
1	GND(20)	Р	Digital Ground
K12, L8, L9, L10,			
L11, L12, M8, M9			
F3, H4, L4, G4,	VDD_DR(6)	Р	DRAM I/O power. (1.8V for DDRII; 1.5V for DDRIII.)
K4, J3			, , ,
H3	AVDD_DR_1V	Р	Analog 1.0V power for DDR PHY
G3	AVDD_DLL(1)	Р	DLL power.
K3	AGND_DLL(1)	Р	Gorund for DLL
G11	VDD_RTC(1)	Р	RTC Power
F11	VDD_VBAT(1)	Р	Battery input for power button controller
V3	VDD_MC(1)	Р	Multi-level IO power for Memory Card
F8, G9	AVDD_HSI_K	Р	Analog 1.0V power for HSI core power
F9	AVDD_HSI_RX	Р	Analog 3.3V power for HSI receiver
F10	VDD_HSI_IO	Р	Multi-level input power of HSI
G10, H8	AGND_HSI(2)	Р	Ground for High Speed Interface

2013/07/30 - 29 - Version 0.8






G8	VDD_SN	Р	Multi-level IO Power for sensor interface
P9, P10	VDD_LCD(2)	Р	Multi-level IO power for LCD interface
L17	VDD_SDLI	Р	LDO's input power for Card IO
P12	AVDD_DSI_K	Р	Analog power for MIPI DSI core
N12	VDD_DSI_IO	Р	LDO's input power for MIPI DSI LP IO
M12	AGND_DSI	Р	Ground for MIPI DSI
U13	AVDD_ADC	Р	Analog 3.3V power for ADC
U15	AGND_ADC	Р	Ground for ADC
K16	AVDD_DAC	Р	Analog 3.3V power for TV DAC
J16	AGND_DAC	Р	Ground for TV DAC
T17	AVDD_AUD	Р	Analog 3.3V power for Audio Codec
V17	AGND_AUD	Р	Ground for Audio Codec
T16	AVDD_SPK	Р	Analog 3.3V power for Speaker Amplifier
U16	AGND_SPK	Р	Ground for Speaker Amplifier
K14	AVDD_HDMI	Р	Analog HDMI interface Power
H17	AGND_HDMI	Р	Ground for HDMI interface
G16	AVDD_USB_LI	Р	LDO's input power for USB PHY
F18	VDD_USB_FS	Р	USB Full Speed Transceiver Power
G17	AGND_USB	Р	Ground for USB
T19	AVDD_MPLL	Р	Multiple PLL analog Power
T18	AGND_MPLL	Р	PLL analog Power
·	·		

2013/07/30 - 30 - Version 0.8



# **Package Outline**



	_						
0	Dimer	nsion in	mm	Dime	nsion in	Inch	
Symbol	MIN	MOM	MAX	MIN	MOM	MAX	
Α			1.30			0.051	
A1	0.20	0.25	0.30	0.008	0.010	0.012	
A2	0.91	0.96	1.01	0.036	0.038	0.040	
С	0.22	0.26	0.30	0.009	0.010	0.012	
D	12.90	13.00	13.10	0.508	0.512	0.516	
E	12.90	13.00	13.10	0.508	0.512	0.516	
D1		11.70			0.461		
E1		11,70			0.461		
e		0.65			0.026		
ь	0.30	0.35	0.40	0.012	0.014	0.016	
aaa		0.15		0.006			
bbb		0.10		0.004			
ddd		0.10		0.004			
eee		0.15		0.006			
fff		0.08		0.003			
MD/ME		19/19			19/19		

- I. CONTROLLING DIMENSION: MILLIMETER.

  PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

  DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 4. SPECIAL CHARACTERISTICS C CLASS: bbb, ddd
- THE PATTERN OF PIN 1 FIDUCIAL IS FOR REFERENCE ONLY.
- 6. REFERENCE DOCUMENT : JEDEC PUBLICATION 95
  DESIGN GUIDE 4.5

2013/07/30 - 31 -Version 0.8



# **Electrical Characteristics**

1.

### **Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Supply Voltage of 1.0V Core power	$V_{DDK}$	-0.3 ~ +1.2	V
Supply Voltage of DRAM I/O	$V_{DD\_DR}$	-0.3 ~ +2.1	V
Supply Voltage of 3.3V Digital I/O	V <sub>DD_IO</sub> , V <sub>DD_RTC</sub> , V <sub>DD_VBAT</sub> , V <sub>DD_SDLI</sub> , V <sub>DD_DSI_IO</sub>	-0.3 ~ +3.8	V
Supply Voltage of multi-level I/O	$V_{\text{DD\_MC}}, V_{\text{DD\_HSI\_IO}}, V_{\text{DD\_SN}}, V_{\text{DD\_LCD}}$	-0.3 ~ +3.8	an M
Supply Voltage of 1.0V analog block	AV <sub>DD_DR_1V</sub> , AV <sub>DD_HSI_K</sub> , AV <sub>DD_DSI_K</sub> ,	-0.3 +1.2	
Supply Voltage of 1.5/1.8V analog block	*AV <sub>DD_DLL</sub> , AV <sub>DD_MPLL</sub> AV <sub>DD_HDMI</sub> , AV <sub>DD_USB_LI</sub>	-0.3 ~ +2.1	V
Supply Voltage of 3.3V analog block	AVDD_HSI_RX, AVDD_USB_FS, AVDD_ADC, AVDD_DAC, AVDD_AUD, AVDD_SPK,	-0.3 ~ +3.8	<b>V</b>
Input/Output Voltage	1/0	$-0.3 \sim V_{DD IO} + 0.3$	V
Input Voltage(5V Tolerant)	I/O <sub>5VT</sub>	-0.3 ~ +5.8	V
Operating Ambient Temperature	Topr	-10 ~ 70	°C
Storage Temperature	Tstg	-55 ~ 125	°C

#### Comment

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

2013/07/30 - 32 - Version 0.8



2.

### ESD performance

Model	Standard	Classification	Note
Human Body Mode(HBM)	MIL-STD-883G Method 3015.7	Class: 2	2K~4KV
Machine Mode(MM)	JEDEC Specification EIA/JESD22-A115	Class : B	200~400V
CDM Mode(CDM)	JEDEC Specification JESD22-C101		

3.

## Latch-up Immunity

Model	Standard	Classification	Note
Latch up	JEDEC Specification JESD-78A	Class: I	±200mA

4.

# Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V <sub>DDK</sub>	Core Logic Operating Voltage	1.0	J <sub>1.05</sub>	1.1		
$V_{DD\_DR}$	DDRII DRAM Interface Operating Voltage	1.7	1.8	1.9	>	DDRII DRAM
$V_{DD,DR}$	DDRIII DRAM Interface Operating Voltage	1.425	1.5	1.575	V	DDRIII DRAM
V <sub>DD_IO</sub>	General I/O Interface Operating Voltage	3.0	3.3	3.6	٧	
$V_{DD\ RTC}$	RTC Operating Voltage	1.5	-	3.6	٧	
$V_{DD\_RTC}$	RTC Maintenance Voltage	1	-	3.6	<b>V</b>	
$V_{DD\_VBAT}$	Power Controller Operating Voltage	1.5	-	3.6	٧	
$V_{DD\_SDLI}$	I/O of SD Card Operating Voltage	3.0	3.3	3.6	٧	
V <sub>DD_DSI_IO</sub>	LDO of MIPI DSI Operating Voltage	3.0	3.3	3.6	٧	
$V_{DD\_MC}$	I/O of Memory Card Interface Operating Voltage	1.62	3.3	3.6	٧	1.8V~3.3V
V <sub>DD_HSI_IO</sub>	Input of High Speed Interface Operating Voltage	1.62	3.3	3.6	V	1.8V~3.3V
$V_{DD\_SN}$	I/O of Sensor Interface	1.62	3.3	3.6	V	1.8V~3.3V

2013/07/30 - 33 - Version 0.8





	Operating Voltage					
V <sub>DD_LCD</sub>	I/O of LCD Interface Operating Voltage	1.62	3.3	3.6	V	1.8V~3.3V
AV <sub>DD_DR_1V</sub>	Core Logic of DDR PHY Operating Voltage	1.0	1.05	1.1	>	
AV <sub>DD_HSI_K</sub>	Core Logic of High Speed Interface Operating Voltage	0.9	1.0	1.1	>	
AV <sub>DD_DSI_K</sub>	Core Logic of MIPI DSI Operating Voltage	0.9	1.0	1.1	>	
AV <sub>DD_MPLL</sub>	MPLL Operating Voltage	1.425	1.5	1.9	٧	
AV <sub>DD DLL</sub>	DLL Operating Voltage	1.425	1.5	1.9	V	LV version
AV <sub>DD_HDMI</sub>	Transceiver of HDMI Operating Voltage	1.425	1.5	1.9	V	
AV <sub>DD_USB_LI</sub>	LDO of USB PHY Operating Voltage	1.425	1.5	1.9	V	
AV <sub>DD_HSI_RX</sub>	Receiver of High Speed Interface Operating Voltage	3.0	3.3	3.6	TH	
AV <sub>DD_USB_FS</sub>	Transceiver of USB Full Speed Operating Voltage	3.0	3.3	3.6	>(	IRE "
AV <sub>DD ADC</sub>	ADC Operating Voltage	3.0	3.3	3.6	V	
AV <sub>DD_DAC</sub>	Video DAC Operating Voltage	3.0	3.3	3.6		
AV <sub>DD_AUD</sub>	Audio Codec Operating Voltage	3.0	3.3	3.6	V	
AV <sub>DD_SPK</sub>	Speaker Amplifier Operating Voltage	3.0	3.3	3.6	٧	

5.


## AC/DC Characteristics

### **5.1.** Power on Sequence

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Power on sequence and Reset						
T <sub>RST</sub>	RESET# sustained time	1	-	-	ms	after power being stable
Town	Core power prior to I/O power time	1	-	-	ms	

2013/07/30 - 34 - Version 0.8






Note: Even  $t_1 \ge 0$  ms or  $t_1 < 0$  ms is acceptable, but it is necessary to make sure  $t_2 > 0$  ms .

2013/07/30 - 35 - Version 0.8





### Note:

Novatek recommends that  $t_4>0$  ms,  $t_5>0$  ms, and  $t_6>0$  ms for a stable system application. But they are not the required restrictions for Novatek's DSP.

2013/07/30 - 36 - Version 0.8



# 5.2. General I/O

(V<sub>DDK</sub>=1.0V, Temp=25<sup>0</sup>C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions			
P <sub>RUN</sub>	Operating Power Consumption	-	TBD		mW	Preview			
	I/O General characteristic								
		2.0	-	-	V				
$V_{IH}$	Input High Voltage (I/O)	1.7	-	-	V	$V_{DD} = 3.3/2.5/1.8V$			
		1.2	-	1	V				
		-	-	8.0	V				
$V_{IL}$	Input Low Voltage (I/O)	-	-	0.7	V	$V_{DD} = 3.3/2.5/1.8V$			
		-	-	0.6	V				
	Schmitt Trigger Positive	-	1.73	2.0	V				
$V_{T+}$	Going Threshold (I/O)	-	1.38	1.6	V	$V_{DD} = 3.3/2.5/1.8V$			
	Comig Trireshold (i/C)	-	1.08	1.2	V				
	Schmitt Trigger Negative	1.1	1.26	-	V				
$V_{T-}$	Going Threshold (I/O)	8.0	1.00		V	$V_{DD} = 3.3/2.5/1.8V$			
	Comp Throshold (1/C)	0.6	0.72	ANT	V				
$V_{HYST}$	Hysteresis voltage	200		500	mV				
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> 7			C				
$V_{OL}$	Output Low Voltage	- )	- 1	0.4	V				
		2.5		<b>U-</b>	mΑ				
1	Output Driving Current	5	211		mA	$V_{OH} = V_{DD} - 0.4V$			
I <sub>OH</sub>	$(V_{DD} = 3.3V)$	7.5	7)-	-	mA	@ 2.5/5/7.5/10 mA setting			
		10	-	-	mA				
		2.5		-	mA				
	Output Sinking Current	5	-	-	mΑ	$V_{OL} = GND + 0.4V$			
IOL	$(V_{DD} = 3.3V)$	7.5	-	-	mA	@ 2.5/5/7.5/10 mA setting			
		10	-	-	mΑ				
		2	-	-	mΑ				
I <sub>OH</sub>	Output Driving Current	4	-	-	mΑ	$V_{OH} = V_{DD}$ -0.4V,			
IOH	$(V_{DD} = 2.8V)$	6	-	-	mΑ	@ 2.5/5/7.5/10 mA setting			
		8	-	-	mΑ				
		2	-	-	mΑ				
I <sub>OL</sub>	Output Sinking Current	4	-	-	mΑ	$V_{OL} = GND + 0.4V$			
·OL	$(V_{DD} = 2.8V)$	6	-	-	mΑ	@ 2.5/5/7.5/10 mA setting			
		8	-	-	mΑ				
		1.5	-	-	mΑ				
Гон	Output Driving Current	3	-	-	mA	$V_{OH} = V_{DD}$ -0.4V,			
TOH	$(V_{DD} = 1.8V)$	4.5	-	-	mΑ	@ 2.5/5/7.5/10 mA setting			
		6	-	-	mΑ				
I <sub>OL</sub>	Output Sinking Current	1.5	-	-	mΑ	$V_{OL} = GND + 0.4V$			
	$ (V_{DD} = 1.8V)$	3	-	-	mA	@ 2.5/5/7.5/10 mA setting			

2013/07/30 - 37 - Version 0.8





		4.5	-	_	mA	
		6	-	-	mA	
I <sub>ILeakage</sub>	Input Leakage Current	-10	±1	+10	uA	GND $\leq V_{IN} \leq V_{DD}$ , input w/o
	Output Tri-state Leakage					R <sub>PU</sub> /R <sub>PD</sub>
I <sub>HIZ</sub>	Current	-10	±1	+10	uA	
		-	28.5	-	ΚΩ	V <sub>IN</sub> =GND,
$R_{PU}$	Internal Pull-up Resistor	-	37.5	-	ΚΩ	$V_{DD} = 3.3/2.8/1.8V$
		-	56.5	-	KΩ KΩ	
$R_{PD}$	Internal Pull-down	-	28.5 37.5	-	KΩ	$V_{IN} = V_{DD}$
יייט	Resistor	-	56.5	-	ΚΩ	$V_{DD} = 3.3/2.8/1.8V$ ,
	I/O <sub>5VT</sub> (5'	V toleran		chmitt in		nge)
V <sub>T+</sub>	Schmitt Trigger Positive Going Threshold (I/O <sub>5VT</sub> )	-	1.7	2.0	V	
V <sub>T-</sub>	Schmitt Trigger Negative Going Threshold (I/O <sub>5VT</sub> )	1.0	1.40	-	V	IO voltage @ 3.3V
	HSI (High Speed Inte	rface Scl	nmitt inp	ut range	and p	ull-down resistor)
	Schmitt Trigger Positive	-	1.7	2.0	V	
$V_{T+}$	Going Threshold (HSI)	-	1.5	1.8	V	$V_{DD} = 3.3/2.8/1.8V$
	J == = = ()	-	1.0	1.2	V	
V <sub>T-</sub>	Schmitt Trigger Negative	1.1	1.4	-	V	$V_{DD} = 3.3/2.8/1.8V$
V Ţ₋	Going Threshold (HSI)	0.9	0.8		V	V DD = 3.3/2.0/1.0V
	Internal D. II Company	-	100	11-1	ΚΩ	., .,
$R_{PD}$	Internal Pull-down	- 6	135		ΚΩ	$V_{IN} = V_{DD}$ $V_{DD} = 3.3/2.8/1.8V$ ,
	Resistor	JII G	400	-	ΚΩ	v <sub>DD</sub> = 3.3/2.0/1.0 v,
		Oz (large	pull-do	wn resist	or)	
R <sub>PD_Z</sub>	Internal Pull-down Resistor	-	1	-	ΜΩ	$V_{IN}$ =GND, $V_{DD}$ =3.3V
		w (wide	Schmitt	input rar	nge)	
V <sub>T+</sub>	Schmitt Trigger Positive Going Threshold (I/Ow)	-	1.7	2.0	V	V <sub>DD</sub> =3.3V
$V_{T-}$	Schmitt Trigger Negative Going Threshold (I/Ow)	0.8	1.1	-	V	v <sub>DD</sub> -3.3 v
$V_{HYST}$	Hysteresis voltage	500	-	750	mV	
	I/O <sub>s</sub> (str	ong drivi	ng/sinkin	g output		city)
		5	-	-	mA	
I <sub>OH</sub>	Output Driving Current	10	-	-	mA	$V_{OH} = V_{DD} - 0.4V$ ,
31.	$(V_{DD} = 3.3V)$	15	-	-	mA m^	@ 5/10/15/20 mA setting
		20 5	-	-	mA mA	
	Output Sinking Current	10	_	_	mA	$V_{OL} = GND + 0.4V$
loL	$(V_{DD} = 3.3V)$	15	-	-	mA	@ 5/10/15/20 mA setting
	,	20	-	-	mA	
I <sub>OH</sub>	Output Driving Current	4	-	-	mΑ	$V_{OH} = V_{DD}$ -0.4V,

2013/07/30 - 38 - Version 0.8





I		, ,		1	
$(V_{DD} = 2.8V)$	8	-	-	mA	@ 5/10/15/20 mA setting
	12	-	-	mA	
	16	-	-	mΑ	
	4	-	-	mΑ	
Output Sinking Current	8	-	-	mΑ	$V_{OL} = GND + 0.4V$
$(V_{DD} = 2.8V)$	12	-	-	mΑ	@ 5/10/15/20 mA setting
	16	-	-	mΑ	
	3	-	-	mΑ	
Output Driving Current	6	-	-	mΑ	$V_{OH} = V_{DD}$ -0.4V,
$(V_{DD} = 1.8)$		-	-	mA	@ 5/10/15/20 mA setting
		-	-	mA	
	3	-	-	mA	
Output Sinking Current	6	-	-	mA	$V_{OL} = GND + 0.4V$ ,
$(V_{DD} = 1.8)$	9	-	-	mA	@ 5/10/15/20 mA setting
		-	-	mA	
I/O <sub>s2</sub> (str		ng/sinkir	ng output	capa	city)
	12.5	-		mΑ	
Output Driving Current	15	-	-	mA	$V_{OH} = V_{DD} - 0.4V$
$(V_{DD} = 3.3V)$	17.5	-	10	mΑ	@ 5/10/15/20 mA setting
	20	-		mA	
	12.5		12211	mA	
Output Sinking Current	15	» ([-	<u> </u>	mA	$V_{OL} = GND + 0.4V$
$(V_{DD} = 3.3V)$	17.5	$\mathcal{J}$	-6	mA	@ 5/10/15/20 mA setting
	20	- 1		mA	
I/O <sub>ss</sub> (double	strong	driving/si	nking ou	tput ca	apacity)
	12.5			mΑ	
	15	D)-	-	mΑ	
	17.5	-	-	mΑ	
Output Driving Current	20		-	mΑ	V V 0.4V
$(V_{DD} = 3.3V)$	25	-	-	mΑ	$V_{OH} = V_{DD}$ -0.4V
	-	30	-	mΑ	
	-	35	-	mA	
		40	-	mA	
	12.5	-	-	mA	
	15	-	-	mΑ	
	17.5	-	-	mA	
Output Sinking Current	20	-	-	mA	\/ CND:0.4\/
$(V_{DD} = 3.3V)$	25	-	-	mA	$V_{OL} = GND + 0.4V$
	-	30	-	mA	
	-	35	-	mA	
	-	40	-	mΑ	
Internal Pull-up Resistor	-	14	-	ΚΩ	V <sub>IN</sub> =GND
Internal Pull-down Resistor	-	14	-	ΚΩ	$V_{IN}=V_{DD}$
	Output Sinking Current $(V_{DD} = 2.8V)$ Output Driving Current $(V_{DD} = 1.8)$ Output Sinking Current $(V_{DD} = 1.8)$ $I/O_{s2}$ (str.)  Output Driving Current $(V_{DD} = 3.3V)$ Output Sinking Current $(V_{DD} = 3.3V)$ Output Driving Current $(V_{DD} = 3.3V)$ Output Driving Current $(V_{DD} = 3.3V)$ Output Sinking Current $(V_{DD} = 3.3V)$ Output Sinking Current $(V_{DD} = 3.3V)$	Output Sinking Current ( $V_{DD} = 2.8V$ )  12  16  Output Driving Current ( $V_{DD} = 1.8$ )  Output Sinking Current ( $V_{DD} = 1.8$ )  Output Driving Current ( $V_{DD} = 1.8$ )  12  I/O <sub>s2</sub> (strong driving Current ( $V_{DD} = 3.3V$ )  Output Sinking Current ( $V_{DD} = 3.3V$ )  12.5  Output Sinking Current ( $V_{DD} = 3.3V$ )  17.5  Output Sinking Current ( $V_{DD} = 3.3V$ )  12.5  Output Driving Current ( $V_{DD} = 3.3V$ )  12.5  Output Sinking Current ( $V_{DD} = 3.3V$ )  12.5  15  17.5  Output Sinking Current ( $V_{DD} = 3.3V$ )  12.5  15  17.5  Output Sinking Current ( $V_{DD} = 3.3V$ )  12.5  15  17.5  Output Sinking Current ( $V_{DD} = 3.3V$ )  12.5  15  17.5  Output Sinking Current ( $V_{DD} = 3.3V$ )		12	12

2013/07/30 - 39 - Version 0.8



**5.3.** Specific function I/O(RTC, Reset, LVD and PBC)

Cymahal	Devember :: O(1(10))				l lmit	Canditions			
Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions			
	DTO 007001		RTC		ı				
T <sub>START_UP</sub>	RTC 32768Hz crystal start up time	-	250	-	ms	$V_{DD\_RTC}=3.0V$			
$I_{RTC}$	Operating current of RTC	•	1	1	uA	V <sub>DD RTC</sub> =2.5V			
V <sub>DD_RTCO</sub>	Operating voltage of RTC	1.5	-	3.6	V	$V_{DD VBAT} >= 2.2V$			
V <sub>DD_RTCM</sub>	Maintenance voltage of RTC	1	-	3.6	V	no V <sub>DD_VBAT</sub>			
RESET# & Low Voltage Detector									
R <sub>PU_RST</sub>	Pull-Up Resistor of RESET#	80	100	130		V <sub>DD</sub> =3.3V			
R <sub>PD_RST</sub>	Pull-Down Resistor of RESET#	-	600	- <	Ω	VDD=3.3V			
$V_{DET}$	Detect level of LVD	-	2.65	2.9	٧				
VHYST	Hysteresis voltage of LVD	-	90	-	mV				
$V_{T+\_RESET}$	Schmitt Trigger Positive Going Threshold (RESET)	-	2.4	1	V				
V <sub>TRESET</sub>	Schmitt Trigger Negative Going Threshold (RESET)	-	1.8	A.V.	V				
		Power	Button C	Controller					
V <sub>T+</sub>	Schmitt Trigger Positive Going Threshold (PWR_SW1,PWR_SW2, PWR_SW3,PWR_SW4)		1.5	1.8	8	V <sub>DD_RTC</sub> =3.0V			
V <sub>T</sub> -	Schmitt Trigger Negative Going Threshold (PWR_SW1,PWR_SW2, PWR_SW3,PWR_SW4)		1.3	-	V	V <sub>DD_RTC</sub> =3.0V			
V <sub>PFD+</sub>	PFD Positive Going Threshold Voltage (Core power)	-	0.85	0.9	V	$V_{DD_{VBAT}} = 2.2 \sim 3.6 V$			
V <sub>PFD</sub> -	PFD Negative Going Threshold Voltage (Core power)	0.75	0.8	-	V	V <sub>DD_VBAT</sub> = 2.2~3.6V			
I <sub>PD1</sub>	Pull-Down Current (PWR_SW1)	-	10	-	uA	V <sub>DD_RTC</sub> =3.0V			
I <sub>PU2</sub>	Pull-Up Current (PWR_SW2)	-	10	-	uA	V <sub>DD_RTC</sub> =3.0V			
I <sub>PD3</sub>	Pull-Down Current (PWR_SW3)	-	3	-	uA	V <sub>DD_RTC</sub> =3.0V			
I <sub>PD4</sub>	Pull-Down Current (PWR_SW4)	-	1	-	uA	V <sub>DD_RTC</sub> =3.0V			
R <sub>OH</sub>	Resistor of PWR_EN Output High	1100	1300	1500	Ω	V <sub>OH</sub> =2.9V, V <sub>DD_RTC</sub> =3.3V			
R <sub>OL</sub>	Resistor of PWR_EN	180	250	220	Ω	$V_{OL}$ =0.4V, $V_{DD\_RTC}$ =3.3V			

2013/07/30 - 40 - Version 0.8





	Output Low					
V <sub>OH</sub>	PWR_EN Output High Voltage	V <sub>BAT</sub> - 0.2	-	-	٧	@ I <sub>OH</sub> = 100uA
V <sub>OL</sub>	PWR_EN Output Low Voltage	-	-	0.1	<b>V</b>	@ I <sub>OL</sub> = -100uA
Note			•	•		

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
R <sub>EN-CL</sub>	PWR_EN Current Limit resistor	-	1K	-	Ohm	
$V_{OH}$	PWR_EN Output High Voltage	V <sub>BAT</sub> - 0.2	-	-	V	@ I <sub>OH</sub> = 100uA
$V_{OL}$	PWR_EN Output Low Voltage	-	-	0.1	V	$@ I_{OL} = -100uA$
R <sub>FN-CI</sub>	PWR_EN Current Limit resistor	-	1K	-	Ohm	

### **5.4.** DRAM

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions			
	DDRII DRAM								
DC specification									
$V_{REF}$	DRAM I/O Reference Voltage	0.49* V <sub>DD DR</sub>		0.51* V <sub>DD-DR</sub>	V				
V <sub>IH(DC)</sub>	DRAM I/O DC Input High (Logic 1) Voltage	V <sub>REF</sub> +0.125		V <sub>DD_DR</sub> +0.3					
V <sub>IL(DC)</sub>	DRAM I/O DC Input Low (Logic 0) Voltage	-0.3		V <sub>REF</sub> -0.125		/			
V <sub>IH(AC)</sub>	DRAM I/O AC Input High (Logic 1) Voltage	V <sub>REF</sub> +0.250	5	-	V				
V <sub>IL(AC)</sub>	DRAM I/O AC Input Low (Logic 0) Voltage		-	V <sub>REF</sub> -0.250	V				
I <sub>OH</sub>	DRAM I/O Output Driving Current	4.6	-	-	mA				
I <sub>OL</sub>	DRAM I/O Output Sinking Current	4.6	-	-	mA				
I <sub>ILeakage</sub>	Input Leakage Current	-	ı	±2	uA	GND $\leq V_{IN} \leq V_{DD}$ , input w/o $R_{PU}/R_{PD}$			
		Different	ial input	logic Lev	el				
V <sub>IN(DC)</sub>	DC differential signal voltage	-0.3	-	V <sub>DD_DR</sub> +0.3	٧				
V <sub>ID(DC)</sub>	DC differential input voltage	0.25	-	V <sub>DD_DR</sub> +0.6	٧				
$V_{ID(AC)}$	AC differential input voltage	0.5	-	V <sub>DD_DR</sub> +0.6	>				
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5* V <sub>DD_DR</sub> -0.175	-	0.5* V <sub>DD_DR</sub> +0.175	V				

2013/07/30 - 41 - Version 0.8






		0 <b>E</b> *		0.5*		<u> </u>			
.,	AC differential output	0.5*			V				
V <sub>OX(AC)</sub>	cross point voltage	$V_{DD\_DR}$	-	$V_{DD\_DR}$	V				
		-0.125	`ifi-	+0.125					
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		specific		1 .				
t <sub>CH</sub>	clock high pulse width	0.45	0.5	0.55	t <sub>CK</sub>				
t <sub>CL</sub>	clock low pulse width	0.45	0.5	0.55	t <sub>CK</sub>				
DDRIII DRAM									
			specific		ı				
$V_{REF}$	DRAM I/O Reference	0.49*	-	0.51*	V				
- IXEI	Voltage	$V_{DD\ DR}$		$V_{DD\ DR}$					
$V_{IH(DC)}$	DRAM I/O DC Input High	$V_{REF}$	_	$V_{DD\_DR}$	V				
· III(DC)	(Logic 1) Voltage	+0.100							
$V_{IL(DC)}$	DRAM I/O DC Input Low	$V_{SS}$	_	$V_{REF}$	V				
- IL(DC)	(Logic 0) Voltage			-0.100					
$V_{IH(AC)}$	DRAM I/O AC Input High	$V_{REF}$	_	Note1	V				
· III(AC)	(Logic 1) Voltage	+0.175							
$V_{IL(AC)}$	DRAM I/O AC Input Low	Note1	_	$V_{REF}$	V				
• IL(AC)	(Logic 0) Voltage	. 1010 1		-0.175					
I <sub>OH</sub>	DRAM I/O Output Driving	4			mA	$V_{DD_DR} = 1.5V, V_{OH} = V_{DD_DR} = 0.3V$			
ЮН	Current	•		M	1111 c	VDD_BR = 1:0 V, VOH = VDD_DR 0:0 V			
I <sub>OL</sub>	DRAM I/O Output Sinking	4			mA	$V_{DD_DR} = 1.5V, V_{OL} = V_{DD_DR} + 0.3V$			
IOL	Current			11/02	111/				
I <sub>ILeakage</sub>	Input Leakage Current <	7		±2	UΑ	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> , input w/o			
Псакаде	Input Leakage Garren		2			R <sub>PU</sub> /R <sub>PD</sub>			
		Differen	tial input	logic leve	el				
$V_{\text{IH(Diff)}}$	Differential input high	0.200	S ((_ )	Note2	V				
V IH(Diff)	voltage	0.200		Notez	V				
V0	Differential input low	Note2		-0.200	V				
$V_{IL(Diff)}$	voltage			-0.200	V				
1131	Differential input high AC	2 *							
$V_{IHDiff(AC)}$	Differential input high AC	(V <sub>IH(AC)</sub>	-	Note2	V				
( - )	voltage	- V <sub>REF</sub> )							
	Differential input loss AC			2 *					
$V_{ILDiff(AC)}$	Differential input low AC	Note2	-	$(V_{REF})$	V				
(, 1.0)	voltage			-V <sub>IL(AC)</sub> )					
	Differential input cross			. <u>_</u>					
$V_{IX}$	point relative to VDD/2 for	-150	-	150	mV				
1/3	CK, CK#								
		AC	specific	ation					
t <sub>CH</sub>	clock high pulse width	0.45	0.5	0.55	t <sub>CK</sub>				
t <sub>CL</sub>	clock low pulse width	0.45	0.5	0.55	t <sub>CK</sub>				
<u> </u>	refer to "Overshoot and								
2. These values are not defined; however, the single-ended signals CK, CK#, DQ									
Note		•	-						
	Note DQS#, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"								

2013/07/30 - 42 - Version 0.8





**5.5.** High speed serial interface(MIPI CSI, LVDS, HiSPi)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions			
		Inp	ut Imped	ance					
Z <sub>ID</sub>	Impedance of Differential Terminator	80	100	125		(check resistor's accuracy)			
	LVDS/HiSPi(Sub-LVDS/HiVCM) HS Receiver DC Specifications								
V <sub>CMRX(DC)</sub>	Common-mode voltage HS receive mode	600	900	1200	mV				
VIDTH	Differential input high threshold	<b>N</b> -		70	m∀	("Z" : 25mV)			
VIDTL	Differential input low threshold	-70			mV	("Z" : -25mV)			
Vіння	Single-ended input high voltage	Mile	-	1500	mV	(1200+300)			
VILHS	Single-ended input low voltage	400	-	-	mV				
	HiSPi(S	LVS) HS	Receiver	DC Spec	cificati	ons			
V <sub>CMRX(DC)</sub>	Common-mode voltage HS receive mode	150	200	250	mV				
VIDTH	Differential input high threshold	-	-	70	mV	("Z" : 25mV)			
VIDTL	Differential input low threshold	-70	-	-	mV	("Z" : -25mV)			
Vihhs	Single-ended input high voltage	-	-	490	mV	(360+130))			
VILHS	Single-ended input low voltage	-10	-	-	mV	(120-130)			
	MIPI HS Receiver DC Specifications								
$V_{\text{CMRX(DC)}}$	Common-mode voltage HS	70	-	330	mV	Note 1,2			

2013/07/30 - 43 - Version 0.8





	receive mode						
VIDTH	Differential input high threshold	-	-	70	mV		
VIDTL	Differential input low threshold	-70	-	-	mV		
Vihhs	Single-ended input high voltage	-	-	460	mV	Note 1	
VILHS	Single-ended input low voltage	-40	-	-	mV	Note 1	
Note	2. This table value include	es a grou	ınd differ	ence of 5	50mV	eak sine wave beyond 450MHz. between the transmitter and the variation below 450MHz.	
	MIP	l LP Rec	eiver DC	specifica	ations		
V <sub>IH</sub>	Logic 1 input voltage	880	-	-	mV		
V <sub>IL</sub>	Logic 0 input voltage, not in ULP State	-	-	500	mV	ENT III	
V <sub>HYST</sub>	Input Hysteresis	25	- 4	-	mV		
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			se Input I	DC speci	ificatio	ons	
V <sub>T+</sub>	Schmitt Trigger Positive Going Threshold		1.6	2.0	У	V <sub>DD_GPI</sub> = 3.3V	
$V_{T-}$	Schmitt Trigger Negative Going Threshold	0.8	71.2			$V_{DD-GPI} = 3.3V$	
$R_{PD}$	Pull Down Resistance	<b>N</b> -	100K	14	Ohm	$V_{DD GPI} = 3.3V$	
V <sub>HYST</sub>	Input Hysteresis	300	S ((- )			$V_{DD GPI} = 3.3V$	
	LVDS	HiSPi Re	eceiver A	C Specif			
ССМ	Common-mode termination	))  [c	10	1	рF	(5pF option)	
	MIP	I HS Rec	eiver AC	Specifica	ations		
F <sub>CLK</sub>		40	-	500	MHz	160MHz Tx T hs_exit > 16 HSCLK	
	Common-mode interference beyond 450MHz	-	-	100	mV	Note 2	
$\Delta V_{CMRX\_LF}$	Common-mode interference 50MHz-450MHz	-50	-	50	mV	Note 1,4	
ССМ	Common-mode termination	-	10	60	pF	Note 3 (5pF option)	
<ol> <li>Excluding 'static' ground shift of 50mV</li> <li>ΔV<sub>CMRX(HF)</sub> is the peak amplitude of a sine wave superimposed on the receiver inputs.</li> <li>For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.</li> <li>Voltage difference compared to DC average common-mode potential.</li> </ol>							
	MIPI LP Receiver AC specifications						

2013/07/30 - 44 - Version 0.8



e <sub>SPIKE</sub>	Input pulse rejection	-	-	300	V·ps	Note 1,2,4
T <sub>MIN-RX</sub>	Minimum pulse width response	20	ı	-	ns	Note 4
$V_{INT}$	Peak interference amplitude	ı	ı	200	mV	
$f_{INT}$	Interference frequency	450	•	-	MHz	
Note	when being in LP-1 sta 2. An impulse less than the	te. nis will no ed glitch	ot change rejection	e the recen, implem	eiver s nents s	shall ensure rejection of known

### **5.6.** ADC

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V <sub>DD ADC</sub>	Supply Voltage	3.0	3.3	3.6	V	R III
RES	ADC Effective Resolution	-	9	0.0	Bits	10bits SAR ADC structure (≦125KSPS
V <sub>IN</sub>	Input signal level	0	(	V <sub>DD</sub> ADC	V	
INL	Integral nonlinearity	- 6	±1	1310	LSB	
DNL	Differential nonlinearity	a -(C	±0.5	-	LSB	
C <sub>IN</sub>	Input capacitance	-\	20		pΕ	Except ADC_IN0,ADC_IN3
C <sub>IN-buffer</sub>	Input capacitance of buffer		R		) p	ADC_IN0,ADC_IN3
	Touch panel switch P	A C	15	-	Ω	
R <sub>sw</sub>	on resistance	MILE	15		Ω	
2///	Programmable Max	7)]-\	65	-	ΚΩ	MOS switch parasitic resistance
Rpu	resistor range Min		2	-	ΚΩ	is about 1kOhm.
R <sub>RPS</sub>	Programmable resistor step size	-	1	-	ΚΩ	
	Current aguras Max	-	200	-	uA	
l <sub>P</sub>	Current source Min	-	100	-	uA	
V <sub>T+</sub>	Touch Panel Pen Down Schmitt Trigger Positive Going Threshold	-	1.8	-	V	
V <sub>T-</sub>	Touch Panel Pen Down Schmitt Trigger Negative Going Threshold	-	1.4	-	V	

### **5.7.** Audio Codec

	Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions		
ı	Microphone								
	V <sub>MIC BIAS</sub>	Mic Bias Output Level	-	2.0	-	V			

2013/07/30 - 45 - Version 0.8



\ /			4			o ID :				
V <sub>IN</sub>	Input Full Scale Level	-	1	-		0dB gain				
SNR	Signal to Noise Ratio	-	68	-	dBA	0dB gain, A-weighting				
THD+N	Total Harmonic Distortion Plus Noise Ratio	-	-65	-	dBA	0dB gain, A-weighting				
		-	2.38	-	ΚΩ	PGA gain set to +25.5 dB				
$R_{IN}$	Input Resistance	-	24	•	ΚΩ	PGA gain set to 0 dB				
		-	44.2	-	ΚΩ	PGA gain set to -21 dB				
$G_{PGA}$	Programmable Gain Amplifier Range	-21	-	+25.5	dB	32 steps				
G <sub>STEP</sub>	Programmable Gain Amplifier Step Size	ı	1.5	ı	dB					
G <sub>Boost</sub>	Boost Gain	•	20	1	dB	0/10/15/20 dB				
	Headphone or Line Out									
$V_{OUT}$	Line output full scale	1	0.698	-	V <sub>RMS</sub>					
SNR	Signal to noise ratio	•	85	1	dBA					
THD+N	Total harmonic distortion plus noise ratio	-	-80	-	dBA					
		Speaker	BTL Out	put @ 8	Ω					
SNR	Signal to Noise Ratio	-	90	-	dB	A-weighting				
THD+N	Total Harmonic Distortion Plus Noise Ratio	-	TBD		dB	A-weighting				
$G_{PGA}$	Programmable Gain Amplifier Range	-31.6		+6	dB	32 steps				
G <sub>STEP</sub>	Programmable Gain Amplifier Step Size	<b>N</b> -10	1.17		dB					
P <sub>SPK</sub>	BTL Speaker Output Power	A C	280	-	mW mW	THD @ 10% THD @ 1%				
Note	1. The SNR of audio outp	ut is mea	asured ac	cordina	to AES	S17-1998 CL 9.3				
1 111		11								

## **5.8.** TV encoder

 $(R_{LOAD} = 37.5 \Omega, Conversion rate = 27MHz)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
RES	Video DAC Effective Resolution	-	10	1	bits	10-Bits I-Steering DAC structure
INL	Integral Nonlinearity, INL	•	±1	-	LSB	
DNL	Differential Nonlinearity, DNL	-	±0.5	1	LSB	
I <sub>CODE</sub>	Output Current-DAC Code 1023 (lout FS)	1	34.08	1	mA	R <sub>load</sub> = 37.5 Ohm
$V_{CODE}$	Out Voltage-DAC Code 1023	1	1.28	1	V	R <sub>load</sub> = 37.5 Ohm
VLE	Video Level Error	-5	ı	+5	%	
V <sub>oc</sub>	Output Compliance Range	0	1	1.4	V	
F <sub>CLK</sub>	Conversion rate	-	27	-	MHz	

2013/07/30 - 46 - Version 0.8



### **5.9.** MIPI DSI Tx

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions			
	<u> </u>		Y DC sp		ons				
	1.10	HS	S Transm	nitter					
V <sub>CMTX</sub>	HS transmit static common mode voltage	150	200	250	mV	Note. 1			
ΔV <sub>CMTX</sub> <sub>(1,0)</sub>	VCMTX mismatch when output is Differential-1 or Differential-0	-	-	5	mV	Note. 2			
V <sub>OD</sub>	HS transmit differential voltage	140	200	270	mV	Note. 1			
ΔV <sub>OD</sub>	VOD mismatch when output is Differential-1 or Differential-0	-	-	10		Note. 2			
$V_{OHHS}$	HS output high voltage			360	mV	Note.			
Zos	Single ended output impedance	40	50	62.5	Ω				
ΔZ <sub>OS</sub>	Single ended output impedance Mismatch	-		10	%				
Note	<ol> <li>Value when driving into load impedance anywhere in the Z<sub>ID</sub> range.</li> <li>It is recommended the implementer minimize ΔV<sub>OD</sub> and ΔV<sub>CMTX (1.0)</sub> in order to minimize radiation and optimize signal integrity.</li> </ol>								
			P Transm	itter					
V <sub>OH</sub>	Thevenin output high level		1.2	1.3	V	VOH			
$V_{OL}$	Thevenin output low level	-50	-	50	mV	VOL			
Z <sub>OLP</sub>	Output impedance of LP transmitter	110	-	-		Note. 1,2			
Note	<ol> <li>See Figure 42 and Fig</li> <li>Though no maximum shall ensure the T<sub>RLP</sub>/T</li> </ol>	value for	$Z_{\text{OLP}}$ is s	pecified,		tion. P transmitter output impedance			
		L	P Recei	ver					
$V_{IH}$	Logic 1 input voltage	880	-	•	mV				
V <sub>IL</sub>	Logic 0 input voltage, not in ULP State	-	-	500	mV				
V <sub>IL_ULPS</sub>	Logic 0 input voltage, ULP State	-	-	300	mV				
V <sub>HYST</sub>	Input Hysteresis	25	-	-	mV				
Note	1. See Figure 42 and Figure 43. in MIPI D-PHY specification.  2. Though no maximum value for Z <sub>1-1</sub> is specified, the LP transmitter output impedance.								

2013/07/30 - 47 - Version 0.8





		O ( ()	<b>D</b> 4	// 5.0	, D,	^						
		Contentio	on Detect	or (LP-C								
V <sub>IHCD</sub>	Logic 1 contention threshold	450	-	-	mV							
$V_{ILCD}$	Logic 0 contention threshold	-	-	200	mV							
	M	IIPI D-PH	IY AC sp	ecificati	ons							
	HS Transmitter											
$\Delta V_{CMTX}$	Common-level variations above	_	-	15	mV							
(HF)	450MHz				RMS							
ΔV <sub>CMTX</sub>	Common-level variation between 50-450MHz	-	-	25	mV PEAK							
t <sub>R and</sub> t <sub>F</sub>	20%-80% rise time and fall time	-	-	0.3		Note. 1						
		150	-	-	ps							
NI-1-	1. UI is equal to 1/(2*fh).	1	ion 7.3 fc	r the def		of fh						
Note	1 (,											
		LF	P Transm	itter								
T /T	15%-85% rise time and				IID							
T <sub>RLP</sub> /T <sub>FLP</sub>	fall time 30%-85% rise time and	-	-	25	> 1/4/h	Note. 1						
T <sub>REOT</sub>	fall time	-		35	ns	Note. 1, 5, 6						
T <sub>LP-PULSE-T</sub>	OR clock Stop state	400			ns	Note. 4						
	All other pulses	20	-	-	ns	Note 4						
T <sub>LP-PER-TX</sub>	OXCIDOITO OTT CIOOTT	90	-	-	ns							
δV/δt <sub>SR</sub>	Slew rate @ CLOAD = 0pF	-	-	500	mV/ns	Note 1, 3, 7, 8						
	Slew rate @ CLOAD = 5pF	-	-	300	mV/ns	Note 1, 3, 7, 8						
	Slew rate @ CLOAD = 20pF	-	-	250	mV/ns	Note 1, 3, 7, 8						
	Slew rate @ CLOAD = 70pF	-	-	150	mV/ns	Note 1, 3, 7, 8						
	Slew rate @ CLOAD = 0 to 70pF (Falling Edge Only)	30	-	-	mV/ns	Note 1, 2, 3						
	Slew rate @ CLOAD = 0	30	-	-	mV/ns	Note 1, 3, 9						

2013/07/30 - 48 - Version 0.8



						11130000		
	to 70pF (Rising Edge							
	Only)	00						
	Slew rate @ CLOAD = 0 to 70pF (Rising Edge Only)	30 – 0.075 * (VO,IN ST – 700)	-	-	mV/ns	Note. 1, 10, 11		
-	Lood consoitance	· · · · ·		70	pF	Note 1		
C <sub>LOAD</sub>	Load capacitance	0	-					
Note	<ol> <li>C<sub>LOAD</sub> includes the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be &lt;10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.</li> <li>When the output voltage is between 400 mV and 930 mV.</li> <li>Measured as average across any 50 mV segment of the output signal transition.</li> <li>This parameter value can be lower than T<sub>LPX</sub> due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch behavior as described in section 8.2.2.</li> <li>The rise-time of T<sub>REOT</sub> starts from the HS common-level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.</li> <li>With an additional load capacitance CCM between 0 and 60pF on the termination center tap at RX side of the Lane</li> <li>This value represents a corner point in a piecewise linear curve. See Figure 45 and Figure 46.</li> <li>When the output voltage is in the range specified by V<sub>PIN</sub>(absmax).</li> <li>When the output voltage is between 400 mV and 700 mV.</li> <li>Where V<sub>O,INST</sub> is the instantaneous output voltage, V<sub>DP</sub> or V<sub>DN</sub>, in millivolts.</li> <li>When the output voltage is between 700 mV and 930 mV.</li> </ol>							
			P Recei		ı			
<b>E</b> SPIKE	Input pulse rejection	<b>/</b> -	-	300	V·ps	Note 1,2,3		
T <sub>MIN-RX</sub>	Minimum pulse width response	20	-	-	ns	Note 4		
V <sub>INT</sub>	Peak interference amplitude	-	-	200	mV			
$f_{INT}$	Interference frequency	450	-	-	MHz			
Note	<ol> <li>Time-voltage integration of a spike above V<sub>IL</sub> when being in LP-0 state or below V<sub>IH</sub> when being in LP-1 state.</li> <li>An impulse less than this will not change the receiver state.</li> <li>In addition to the required glitch rejection, implements shall ensure rejection of known RF-interferences.</li> <li>An input pulse greater than this shall toggle the output.</li> </ol>							
	Pi	n Charac	cteristic S	Specificat	tions			
V <sub>PIN</sub>	Pin signal voltage range	-50	-	1350	mV			
ILEAK	Pin leakage current	-10	_	10	uA			
V <sub>GNDSH</sub>	Ground shift	-50	-	50	mV			
V <sub>PIN</sub>	Transient pin voltage level		-	1.45	V			

2013/07/30 - 49 - Version 0.8



(absmax)										
T <sub>VPIN</sub>			-	20	ns					
(absiliax)	1. When the pad voltage is in the signal voltage range from V <sub>GNDSH</sub> , MIN to VOH + V <sub>GNDSH</sub> ,									
Note	MAX and the Lane Modu  2. The voltage overshoot ar	le is in nd unde P-0 to l range.	LP recei ershoot b P-1 tran	ve mode eyond th	ie V <sub>PIN</sub>	is only allowed during a single ersa. For all other situations it				

Figure. D-PHY signaling level





Figure. Signaling and contention Voltage levels

2013/07/30 - 50 - Version 0.8





#### **5.10.** HDMI Tx

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions				
	Tr	ansmitte	er DC Sp	ecificati	ions					
V <sub>OFF</sub>	Single-ended standby output voltage	3.125	3.3	3.475	V					
V <sub>SWING</sub>	Single-ended output swing voltage	400	500	600	mV					
VH	Single-ended high level output voltage	2.935	3.3	3.475	V					
$V_L$	Single-ended low level output voltage	2.435	2.8	3.065	V					
Transmitter AC Specifications										
	Rise/fall time	75	-		ps					
	Intra-Pair Skew at source connector	-	-	0.15	T <sub>bit</sub>					
	Inter-Pair Skew at source connector	1	-	0.20	T <sub>char.</sub>					
	Clock duty cycle	40	50	60	%					
	TMDS Differential Clock Jitter	-	-	0.25	T <sub>bit</sub>					
		Hot Plug	g Detecti	ion Sign	al					
V <sub>IH</sub>	Input High Voltage (HDMI_PLUG)	2.0	-	-	V	Max 5.3V				
$V_{IL}$	Input Low Voltage	-	-	8.0	V					

2013/07/30 - 51 - Version 0.8





(	HDMI_PLUG)				
Note					

### **5.11.** USB

0		D 4:	_	2.4	11.4	0 10
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
			d DC Sp			
	Inp	ut Level	s (differe	ntial rece	eiver)	
V <sub>HSDIFF</sub>	High speed differential input sensitivity	300	-	-	mV	V <sub>I(DP)</sub> -V <sub>I(DM)</sub>   measured at the connection as application circuit
V <sub>HSCM</sub>	High speed data signaling common mode voltage range	-50	-	500	mV	
\/	High speed squelch	-	-	100	mV	squelch detected
$V_{HSSQ}$	detection threshold	150	-	ı	mV	no squelch detected
V	High speed disconnection	625	-	-	m۷	disconnection detected
$V_{HSDSC}$	detection threshold	-	-	525	mV	disconnection not detected
		0	utput Le	vels		
V <sub>HSOI</sub>	High speed idle level output voltage (differential)	-10		70	mV	
V <sub>HSOL</sub>	High speed low level output voltage (differential)	-10		10	mV	
V <sub>HSOH</sub>	High speed high level output voltage (differential)	-360		400	m∨	
V <sub>CHRPJ</sub>	Chirp-J output voltage (differential)	700	2.7	1100	mV	
V <sub>CHIRPK</sub>	Chirp-K output voltage (differential)	-900	-	-500	mV	
			Resistan	ce		
$R_{DRV}$	Driver output impedance	3	6	9	Ω	equivalent resistance used as internal chip only
TADRV	Briver output impedance	40.5	45	49.5	Ω	overall resistance including external resistor
			Terminati	on		
$V_{TERM}$	Termination voltage for pull-up resistor on pin RPU	3.0	-	3.6	V	
	F	ull Spee	d DC Sp	ecificati	ons	
			s (differe			
V <sub>DI</sub>	Differential input sensitivity	0.2	-	-	>	$ V_{I(DP)}-V_{I(DM)} $
V <sub>CM</sub>	Differential common mode voltage	8.0	-	2.5	V	
	Input	Levels	(single-ei	nded rec	eivers	

2013/07/30 - 52 - Version 0.8






$V_{SE}$	Single ended receiver threshold	0.8	-	2.0	V						
		0	utput Le	vels							
V <sub>OL</sub>	Low-level output voltage	0	-	0.3	V						
V <sub>OH</sub>	High-level output voltage	2.8	-	3.6	V						
	Hi	gh Spee	d AC Sp	ecificat	ions						
		Drive	r Charac	teristics							
	High speed TX data rate	479.76	-	480.24	Mbps						
T <sub>HSRDRATE</sub>	High speed RX data rate	479.76	-	480.24	Mbps						
t <sub>HSR</sub>	High speed differential rise time	500	-	-	ps						
t <sub>HSF</sub>	High speed differential fall time	500	ı	ı	ps						
		D	riving tim	ning							
	Driver waveform requirement	see eye	e pattern	of templ	ate 1	Follow template1 described in USB2.0 spec					
		Re	eceiver tii	<b>mi</b> ng							
	Data source jitter and receiver jitter tolerance see eye pattern of template 4   Follow template 4 described USB2.0 spec										
	Full Speed AC Specifications										
	Driver Characteristics										
T <sub>FSDRATE</sub>	11.994	> (( - )) <	12.006	Mbps							
T <sub>FSRDRATE</sub>	Full speed RX data rate	11.97		12.03	Mbps						
t <sub>FR</sub>	Rise time	4		20	ns	CL=50pF; 10 to 90% of  V <sub>OH</sub> -V <sub>OL</sub>					
t <sub>FF</sub>	Fall time	46		20	ns	CL=50pF; 90 to 10% of  V <sub>OH</sub> -V <sub>OL</sub>					
t <sub>FRMA</sub>	Differential rise/fall time matching (ter/ter)	90	9.	110	%	Excluding the first transition from idle mode					
V <sub>CRS</sub>	Output signal crossover voltage	1.3	-	2.0	V	Excluding the first transition from idle mode					
		D	riving tim	ning							
	VI, FSE0, OE to DP, DN propagation delay	-	-	15		for detailed description of VI, FSE0 and OE, please refer to USB1.1 spec					
T <sub>FDEOP</sub>	Source jitter for differential transition to SE0 transition	-2	-	5	ns						
$T_{JR1}$	Receiver jitter	-18.5	-	18.5	ns	To next transition					
$T_{JR2}$	Receiver jitter	-9	-	9	ns	For paired transition					
T <sub>FEOPT</sub>	Source SE0 interval of EOP	160	-	175	ns						
$T_{FEOPR}$	Receiver SE0 interval of EOP	82	-	-	ns						
T <sub>FST</sub>	Width of SE0 interval during differential transition	-	-	14	ns						

2013/07/30 - 53 - Version 0.8





	Receiver timing									
	Receiver propagation delay (DP; DM to RCV)	-	ı	15		for detailed description of RCV, please refer to USB1.1 spec				
t <sub>PLH(single)</sub>	Receiver propagation delay (DP; DM to VOP, VON)	-	ı	15	ns					
Note										



2013/07/30 - 54 - Version 0.8







2013/07/30 - 55 - Version 0.8



**5.12.** USB Charging Port Detect

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
$V_{DAT\ REF}$	Data Detect Voltage	0.25	-	0.4	V	
$V_{DM\_SRC}$	D- Source Voltage	0.5	-	0.7	V	
$V_{DP\ SRC}$	D+ Source Voltage	0.5	-	0.7	V	
$V_{LGC}$	Logic Threshold	0.8	-	2.0	V	
$V_{LGC\_HI}$	Logic High	2.0	-	3.6	V	
$V_{LGC\_LOW}$	Logic Low	0	-	0.8	V	
I <sub>DM SINK</sub>	D- Sink Current	25	-	175	uA	
I <sub>DP SINK</sub>	D+ Sink Current	25	-	175	uA	
I <sub>DP_SRC</sub>	Data Contact Detect Current Source	7	-	13	uA	
R <sub>DM DWN</sub>	D- Pull-down resistance	14.25	-	24.8	kΩ	



2013/07/30 - 56 - Version 0.8