
ENGR 468/568 Advanced Digital System Design

Course Project -2020

Design of a Simple 32-bit Processor



COND	Op Code	S-bit	Dest Register	Source-1	Source-2	Shift/ROR bits	Part of Immediate	Shift/ROR Cmd
0000 (N/A)	0000 (ADD)	0	0001 (R1)	0010 (R2)	0011 (R3)	00010 (LSR #2)	XXX	001 (LSR)
COND	Op Code	S-bit	Dest Register	Immediate Value			Shift/ROR Cmd	
0000 (N/A)	0110 (MOV)	0	0001 (R1)	0000	0000	00011	000 (Decimal 25)	000 (No Shift/ROR)

You are required to form your team (4 students) and start working ASAP on this first milestone to meet the deadlines.

Each project member must contribute to <u>at least 20%</u> of the project. <u>You will be assessed individually.</u> If a group member declares that he/she contributed to all the modules, then they should be ready to answer questions about any of the modules during the live zoom presentation.

Milestone #1: 25% of Project Marks and is due on Monday November 15th @ 11:59pm

Deliverables:

- Design of simple ALU;
- Design of register banks along with decoding and multiplexing circuits;
- Design of memory access block along with its multiplexing (used to complete the execution of the LDR and STR instructions);
- Design of the RAM.

You have to **upload to Canvas by the deadline** all your Verilog-HDL files, testbench, as well as your simulation results, along with a signed consent form stating members contributions.

Design of Simple ALU

We would like to design a 32-bit ALU as part of a simple computer architecture. The ALU receives two inputs that are taken from the register bank (only 16 registers; R0 to R15). The ALU should perform the required operation and output a result. This output is written back to the register bank. If the S-bit is set to 1, the ALU should also compute and update the flags. The table on the following page summarizes the available instruction set (R1, R2, and R3 are used as examples in the table but you can use any other register (R0 to R15).

Assume that the instruction has been fetched and decoded. The values of first source register, second source register, load/shift bits, Op-Code, and Cond are ready as inputs to the ALU. Your task is to design an ALU that executes the instruction according to the decoded Op-Code and generates the associated 32-bit result as well as the 4-bit flags. Any shift or rotate operations should be performed on source register-2. Source Register-2 is also the source for all compare and move instructions.

Instruction Set

Shift/Rotate Control bits (Bits 2 to 0)	Option
000	No Shift/Rotate
001	Logical Shift Right
010	Logical Shift Left
011	Rotate Right

Instruction	Description	Op Code
ADD R1, R2, R3	(R1=R2+R3)	0000
SUB R1, R2, R3	(R1=R2-R3)	0001
MUL R1, R2, R3	(R1=R2*R3) (assume the result is 32-bit maximum)	0010
ORR R1, R2, R3	(R1=R2 OR R3)	0011
AND R1, R2, R3	(R1=R2 AND R3)	0100
EOR R1, R2, R3	(R1=R2 XOR R3)	0101
MOV R1, n	Initialize R1 with a 16-bit immediate value n, $0 \le n \le (216 - 1)$	0110
MOV R1, R2	Copy R2 to R1	0111
CMP R1, R2	Compare R1 with R2 and set the status flags	1000
LDR R2, [R1]	Load R2 with the contents at memory address R1	1001
STR R2, [R1]	Store R2 at memory address R1	1010
NOP	No Operation - Skip this instruction	1111

The 4-bit Flags register ({N. Z. C. V}) are set by a CMP instruction or when the S option is set to one (bit # 23 of the instruction). N is set to 1 if the result is negative, Z is set to 1 if the result is zero, C is set to 1 if the result generates a carry, and V=1 if the result generates an overflow. For the Load/Shift bits, bit [6] to bit [10] are used if the instruction includes a Shift or ROR. If the instruction involves loading an immediate value, bits 3 to 18 are used to load the 16-bit immediate value.

The ALU design should be a modular one. You should write a separate module for each of the following ALU operations (sub-designs);

- a) A 32-bit adder
- b) A 32-bit subtractor
- c) A 32-bit multiplier
- d) A 32-bit bitwise ORing
- e) A 32-bit bitwise ANDing
- f) A 32-bit bitwise XORing
- g) A parameterized 32-bit <u>right shift</u> register that shifts the input by *n*-bit
- h) A parameterized 32-bit <u>left shift</u> register that shifts the input by *n*-bit
- i) A parameterized 32-bit register that <u>right rotates</u> the input by *n*-bit
- j) A 32-line 16x1 Multiplexer (each input/output is an 32-bit wide)
- k) A module that checks the S-bit /CMP instruction and generates the 4-bit flag accordingly. You may need to Google to learn how the four flags will be calculated.
- 1) 8-bit Counter (Program Counter (PC))
- m) Other small modules that cover the remaining functions of the 15-instruction set (such as MOV and LDR).

Note: Make sure you compile and simulate each of these sub-modules before instantiating and integrating all of them to form the ALU. The ALU designshould be then compiled and simulated.


Your ALU should recognize the optional Cond bits (the four MSB of the instruction) as per the following table;

Cond bits	Condition
0000	No Condition
0001	EQ - Equal
0010	GT - Greater Than
0011	LT – Less Than
0100	GE – Greater Than or Equal To
0101	LE – Less Than or Equal To
0110	HI – Unsigned Higher
0111	LO – Unsigned Lower
1000	HS – Unsigned Higher or Same


We assume the PC is an 8-bit counter that always starts from 0 (first address of your RAM) and increment by 1 at the end of the fetch cycle.

Even though each block looks simple by itself, connecting the I/O and testing your codes may be a very time-consuming task. Start as early as possible. All your Verilog-HDL files, testbench, as well as your simulation results must be **uploaded to Canvas by the deadline**

ALU Block Diagram



Decoding of LDR and STR



During an LDR cycle, we consider one destination and one source register. For the purpose of this project, consider source 1 to point to the address of the data in the RAM.

During an STR cycle, we consider both source registers and ignore the destination. For the purpose of this project, consider source 1 to point to the address and source 2 to point to the register containing the data to be written in the RAM.

Milestone #2: 75% of project marks

Part I: Project Presentation scheduled on the Friday, December 3 during class time slot @12:30 pm.

Deliverables:

Connecting the pieces of your processor

You connect the ALU to your Register Bank, RAM, Decoding, and Memory Control. During the group demo, you will be given a data file of maximum of 16 instructions, along with some data values that you will be copying to your RAM first. Then your processor will start the standard fetch-decode-execute cycle of the instructions to output the correct result. Your testbench file should display all the register values as well as the output data file (copy of your RAM).

Part II: Individual assessments scheduled on December 4-6.

Each group will be assessed separately over live zoom interviews. Every group member will be asked to clearly identify which section they worked on and will be assessed accordingly. The assessment will involve making tweaks/changes to the code to evaluate your understanding. Each student will be given an individual grade for this portion. If a group member declares that he/she contributed to all the modules, then they should be ready to answer questions about any of the modules in the design. Note: If a student is not capable of demonstrating sufficient contribution to the project, then their overall project score will be impacted.