

NVIDIA Jetson Nano

Product Design Guide

Document History

DG-09502-001_v2.2

Version	Date	Description of Change
1.0	June 7, 2019	Initial Release
2.0	March 2, 2020	Added MPIO pad code and POR columns to the pin description tables through the design guide
		 Added chapter on modular connector (Chapter 3)
		 Updated power down figures (Figure 4-4 and Figure 4-5)
		 Updated Figure 5-1 to show details of FET used as level shifter for VBUS Detect to show it is inverted.
		• Corrected USB2 module pin numbers in Figure 5-1
		• Corrected PCIE0_TX3/RX0 pin numbers in Figure 5-7
		 Updated the notes to the PCIe signal routing requirements table (Table 5-9)
		 Updated Gigabit Ethernet controller in Section 5.3
		• Updated Figure 7-1 to "4 Lanes"
2.1	July 1, 2020	 Added Chapter 3 "Developer Kit Feature Considerations"
		 Updated notes for all pin description tables
		• Corrected module pin numbers in Figure 7-2
		 Updated Table 9-1 include both 1.8V and 3.3V pins, since the pins are associated with a rail that may be set to one or the othervoltage
		 Updated Figure 9-1 to change SDMMC_SD to connect to generic GPIO
		 Removed GPI008 for SD Card Detect from Table 9-3 since figure shows generic GPI0
		 Updated Table 11-6 to mention buffer on module
		 The Jetson Nano pin description and design checklist are now attachments to this design guide
2.2	November 4, 2020	Updated USB SS hub design with public part number
		• Added notes to Figure 6-7 related to AC cap requirements SoC RX lines and to clarify PCIe clock output and RX/TX signaling
		type
		 Added notes to Figure 9-1 requiring SD card supply to be controlled by GPIO and recommendation to have SD card supply be current limited
		 Updated the audio codec connection example figure and added notes (Figure 10-1)
		 Added Section 11.6 on USB recovery mode

Table of Contents

Chapter	1.	Introduction	1
1.1	Refe	erences	1
1.2	Abb	reviations and Definitions	2
Chapter	2.	Jetson Nano	4
Chapter	3.	Developer Kit Feature Considerations	7
3.1	USE	3 SuperSpeed Hub	7
3.2		ver Over Ethernet (PoE)	
3.3	TIT:	XB0108 Level Shifters	8
3.4	Feat	tures Not to be Implemented	8
Chapter	4.	Modular Connector	9
4.1	Mod	lule Connector Details	9
4.2		lule to Mounting Hardware	
4.3	Mod	Iule Installation and Removal	10
Chapter	5 .	Power	11
5.1	Pow	ver Supply and Sequencing	12
Chapter	6.	USB and PCI Express	15
6.1	USE	3	18
6.1.	1	USB 2.0 Design Guidelines	19
	2	USB 3.0 Design Guidelines	
	3	Common USB Routing Guidelines	
6.2		e	
6.2.		PCIe Design Guidelines	
6.3	Giga	abit Ethernet	
Chapter		Display	
7.1		I DSI	
7.1.	_	MIPI DSI and CSI Design Guidelines	
	2	MIPI DSI and CSI Connection Guidelines	32
7.2 7.2.		and DP	
7.2. 7.3		eDP Routing Guidelines	
7.3 7.3.		HDMI	
7.3.		DP on DP1 Pins	
	.3.2.1		
Chapter		MIPI CSI Video Input.	
8.1		Design Guidelines	

Chapter	9.	SD Card and SDIO	54
Chapter	10.	Audio	57
Chapter	11.	Miscellaneous Interfaces	60
11.1	12C.		60
11.1	1.1	I2C Design Guidelines	61
11.2	SPI		62
11.2	2.1	SPI Design Guidelines	64
11.3	UAF	RT	65
11.4	Fan		66
11.5	Deb	ug	67
11.5	5.1	Debug UART	68
11.5	5.2	JTAG	69
11.6	USE	B Recovery Mode	70
Chapter	12.	PADS	71
12.1	Inte	rnal Pull-ups for Dual-Voltage Block Pins Powered at 1.8V	71
12.2	Sch	mitt Trigger Usage	71
12.3	Pins	s Pulled and Driven High During Power-ON	72
Chapter	13.	Unused Interface Terminations	73
13.1	Unu	used Multi-purpose Standard CMPS Pad Interfaces	73
Chapter	14.	Jetson Nano Pin Descriptions and Design Checklist	74
Chapter	15.	General Routing Guidelines	7 5
15.1	Sigr	nal Name Conventions	75
15.2	Rou	ting Guideline Format	76
15.3	Sigr	nal Routing Conventions	76
15.4	Gen	eral Routing Guidelines	76
15.5	Gen	eral PCB Routing Guidelines	77
15.6	Con	nmon High-Speed Interface Requirements	78

List of Figures

Figure 2-1.	Jetson Nano Block Diagram	5
Figure 4-1.	Jetson Nano Module Installed in SODIMM Connector	10
Figure 4-2.	Module to Connector Assembly Diagram	10
Figure 5-1.	Jetson Nano Power and Control Block Diagram	12
Figure 5-2.	System Power and Control Block Diagram	13
Figure 5-3.	Power Up Sequence	13
Figure 5-4.	Power Down – Initiated by SHUTDOWN_REQ* Assertion)	13
Figure 5-5.	Power Down – Sudden Power Loss	14
Figure 6-1.	USB Connection Example	18
Figure 6-2.	IL/NEXT Plot	21
Figure 6-3.	Trace Spacing for TX/RX Non-Interleaving	21
Figure 6-4.	Via Structures	22
Figure 6-5.	ESD Layout Recommendations	22
Figure 6-6.	Component Order	22
Figure 6-7.	Example PCIe Connections	24
Figure 6-8.	AC Cap Voiding	26
Figure 6-9.	Jetson Nano Ethernet Connections	27
Figure 6-10.	Gigabit Ethernet Magnetics and RJ45 Connections	28
Figure 7-1.	DSI 1 x 2 Lane Connection Example	31
Figure 7-2.	DP/eDP Connection Example on DP0 Pins	34
Figure 7-3.	eDP Differential Main Link Topology	34
Figure 7-4.	S-parameter	37
Figure 7-5.	Via Topology #1	37
Figure 7-6.	Via Topology #2	37
Figure 7-7.	HDMI Connection Example	39
Figure 7-8.	HDMI Clk and Data Topology	40
Figure 7-9.	IL and FEXT Plot	43
Figure 7-10.	TDR Plot	44
Figure 7-11.	HDMI Via Topology	44
Figure 7-12.	Add-on Components - Top	44
Figure 7-13.	Add-on Components - Bottom	44
Figure 7-14.	AC Cap Void	45
Figure 7-15.	RPD, Choke, FET Placement	45
Figure 7-16.	ESD Footprint	45
Figure 7-17.	ESD Void	45
Figure 7-18.	SMT Pad Trace Entering	45
Figure 7-19	SMT Pad Trace Between	46

Figure 7-20.	Connector Voiding	46
Figure 7-21.	DP Connection Example	47
Figure 8-1.	4 Lane CSI Camera Connection Example	51
Figure 8-2.	Available Cameral Control Pins	52
Figure 8-3.	CSI Connection Options	52
Figure 9-1.	SD Card Connection Example	55
Figure 10-1.	Audio Codec Connection Example	58
Figure 11-1.	I2C Connections	61
Figure 11-2.	SPI Connections	63
Figure 11-3.	Basic SPI Master and Slave Connections	63
Figure 11-4.	SPI Topologies	64
Figure 11-5.	Jetson Nano UART Connections	66
Figure 11-6.	Jetson Nano Fan Connections	67
Figure 11-7.	JTAG and Debug UART Connections	69
Figure 11-8.	JTAG Test Point Detail	69
Figure 15-1.	GSSG Stack-Up	77
Figure 15-2.	Common Mode Choke	79
Figure 15-3.	Serpentine	79

List of Tables

Table 1-1.	Abbreviations and Definitions	2
Table 2-1.	Jetson Nano Interfaces	4
Table 2-2.	Jetson Nano Connector Pinout Matrix	5
Table 5-1.	Jetson Nano Power and System Pin Descriptions	11
Table 6-1.	Jetson Nano USB 2.0 Pin Descriptions	15
Table 6-2.	Jetson Nano USB 3.0 and PCIe Pin Descriptions	16
Table 6-3.	Jetson Nano USB 3.0 and PCIe Lane Mapping Configurations	
Table 6-4.	USB 2.0 Interface Signal Routing Requirements	19
Table 6-5.	USB 3.0 Interface Signal Routing Requirements	19
Table 6-6.	Tegra USB 2.0 Signal Connections	
Table 6-7.	Miscellaneous USB 2.0 Signal Connections	
Table 6-8.	Tegra USB 3.0 Signal Connections	23
Table 6-9.	PCIe Interface Signal Routing Requirements	25
Table 6-10.	PCIe Signal Connections	
Table 6-11.	Jetson Nano Gigabit Ethernet Pin Description	27
Table 6-12.	Ethernet MDI Interface Signal Routing Requirements	28
Table 6-13.	Ethernet Signal Connections	29
Table 7-1.	Jetson Nano Display General Pin Description	30
Table 7-2.	Jetson Nano DSI Pin Description	31
Table 7-3.	MIPI DSI and CSI Interface Signal Routing Requirements	32
Table 7-4.	MIPI DSI Signal Connections	32
Table 7-5.	Jetson Nano eDP and DP Pin Description	33
Table 7-6.	eDP and DP Main Link Signal Routing Requirements including DP_AUX	35
Table 7-7.	eDP Signal Connections	37
Table 7-8.	Jetson Nano HDMI and DP Pin Description	38
Table 7-9.	DP and HDMI Pin Mapping	38
Table 7-10.	HDMI Interface Signal Routing Requirements	41
Table 7-11.	HDMI Signal Connections	46
Table 7-12.	DP Signal Connections	48
Table 8-1.	Jetson Nano CSI Pin Description	49
Table 8-2.	Jetson Nano Camera Miscellaneous Pin Description	50
Table 8-3.	CSI Configuration	51
Table 8-4.	MIPI CSI Signal Connections	53
Table 8-5.	Miscellaneous Camera Connections	53
Table 9-1.	Jetson Nano SDIO Pin Description	54
Table 9-2.	SD Card and SDIO Interface Signal Routing Requirements	55
Table 9-3.	SD Card and SDIO Signal Connections	56

Table 10-1.	Jetson Nano Audio Pin Description	57
Table 10-2.	Interface Signal Routing Requirements	
Table 10-3.	Audio Signal Connections	59
Table 11-1.	Jetson Nano I2C Pin Description	60
Table 11-2.	I2C Interface Signal Routing Requirements	62
Table 11-3.	I2C Signal Connections	62
Table 11-4.	Jetson Nano SPI Pin Description	62
Table 11-5.	SPI Interface Signal Routing Requirements	64
Table 11-6.	Jetson Nano UART Pin Description	65
Table 11-7.	UART Signal Connections	66
Table 11-8.	Jetson Nano Fan Pin Description	67
Table 11-9.	Jetson Nano JTAG and Debug UART Description	67
Table 11-10.	Debug UART Connections	68
Table 11-11.	JTAG Connections	70
Table 12-1.	Pins Pulled and Driven High by Tegra Prior to SYS_RESET* Inactive	72
Table 12-2.	Pins Pulled High on Module with External Resistors Prior to SYS_RESET	_IN*
	Inactive	72
Table 13-1.	Unused MPIO Pins and Pin Groups	73
Table 15-1.	Signal Type Codes	75
Table 15-2.	Common High-Speed Interface Requirements	78

Chapter 1. Introduction

This design guide contains recommendations and guidelines for engineers to follow in creating a product that is optimized to achieve the best performance from the interfaces supported by the NVIDIA® Jetson Nano™ System-on-Module (SOM).

This design guide provides detailed information on the capabilities of the hardware module, which may differ from supported configurations by provided software. Refer to software release documentation for information on supported capabilities.



Note: Most of the interface usage noted in this design guide is based on the NVIDIA developer kit carrier board design.

1.1 References

Refer to the following list of documents or models for more information. Always use the latest revision of all documents.

- Jetson Nano Module Data Sheet
- ► Tegra X1 (SoC) Technical Reference Manual
- ▶ Jetson Nano Developer Kit Carrier Board Specification
- Jetson Nano Module Pinmux
- Jetson Nano Thermal Design Guide
- ▶ Jetson Nano Developer Kit Carrier Board Design Files
- Jetson Nano Developer KIt Carrier Board BOM
- Jetson Nano SCL (Supported Component List)

1.2 Abbreviations and Definitions

Table 1-1 lists abbreviations that may be used throughout this document and their definitions.

Table 1-1. Abbreviations and Definitions

Abbreviation	Definition				
CEC	Consumer Electronic Control				
CSI	Camera Serial Interface				
Diff	Differential				
DP	VESA® DisplayPort™(output)				
DSI	Display Serial Interface				
eDP	Embedded DisplayPort				
ESD	Electrostatic Discharge				
eMMC	Embedded MMC				
EMI	Electromagnetic Interference				
FET	Field Effect Transistor				
GPI0	General Purpose Input Output				
HDCP	High-bandwidth Digital Content Protection				
HDMI™	High Definition Multimedia Interface				
I2C	InterIC Interface				
I2S	InterIC Sound Interface				
LCD	Liquid Crystal Display				
LDO	Low Dropout (voltage regulator)				
LPDDR4	Low Power Double Data Rate DRAM, Fourth generation				
MDI	Medium-Dependent Interface				
MIL	1/1000 th of an inch				
MIPI	Mobile Industry Processor Interface				
mm	Millimeter				
PCIe	Peripheral Component Interconnect Express interface				
PCM	Pulse Code Modulation				
PHY	Physical Interface (i.e. USB PHY)				
ps	Pico-Seconds				
PMU	Power Management Unit				
RJ45 8P8C modular connector used in Ethernet and othe links					
RTC	Real Time Clock				

Abbreviation	Definition				
SD Card	Secure Digital Card				
SDIO	Secure Digital I/O Interface				
SE	Single-Ended				
SPI	Serial Peripheral Interface				
TMDS	Transition-minimized differential signaling				
UART	Universal Asynchronous Receiver-Transmitter				
USB	Universal Serial Bus				

Chapter 2. Jetson Nano

The Jetson Nano resides at the center of the embedded system solution and includes the following:

- Power (PMIC/Regulators, etc.)
- ► DRAM (LPDDR4)
- ► eMMC
- Gigabit Ethernet Controller
- Power Monitor

In addition, a wide range of interfaces are available at the main connector for use on the carrier board as shown Table 2-1 and Figure 2-1.

Table 2-1. Jetson Nano Interfaces

Category	Function	Category	Function
LICD	USB 2.0 Interface (3x)	LAN	Gigabit Ethernet
USB	USB 3.0 (1x)	12C	4x
PCIe	PCIe (x1/2/4)	UART	3x
Camera	CSI (3 x4 or 2 x4 + 2 x2 or 1 x4 + 3 x2), Control, Clock	SPI	2x
	eDP/DP (see Note 1)	Wi-Fi/BT/Modem	PCIe/UART/I2S, Control/handshake
Display	HDMI/DP Interface (w/CEC)	Fan	FAN PWM and Tach Input
	DSI (1, 2-lane), Display/Backlight Control	Debug	JTAG test points on module and UART
Audio	I2S Interface (2x) and Clock	System	Power Control, Reset, alerts
SD Card/SDIO	SD Card or SDIO Interface (1x)	Power	Main Input and battery back-up for RTC

Note: DP on eDP interface does not support HDCP or Audio




Figure 2-1. Jetson Nano Block Diagram



Note:

¹DP on eDP interface does not support HDCP or Audio

Table 2-2 lists the 260-pin SO-DIM description for the Jetson Nano connector.

Table 2-2. Jetson Nano Connector Pinout Matrix

Module Signal Name	Pin #	Pin #	Module Signal Name
GND	1	2	GND
CSI1_D0_N	3	4	CSIO_DO_N
CSI1_D0_P	5	6	CSIO_DO_P
GND	7	8	GND
RSVD	9	10	CSIO_CLK_N
RSVD	11	12	CSIO_CLK_P
GND	13	14	GND
CSI1_D1_N	15	16	CSIO_D1_N
CSI1_D1_P	17	18	CSIO_D1_P
GND	19	20	GND
CSI3_D0_N	21	22	CSI2_D0_N
CSI3_D0_P	23	24	CSI2_D0_P
GND	25	26	GND
CSI3_CLK_N	27	28	CSI2_CLK_N
CSI3_CLK_P	29	30	CSI2_CLK_P
GND	31	32	GND

Module Signal Name	Pin #	Pin #	Module Signal Name
PCIEO_RXO_P	133	134	PCIE0_TX0_N
GND	135	136	PCIEO_TXO_P
PCIEO_RX1_N	137	138	GND
PCIEO_RX1_P	139	140	PCIEO_TX1_N
GND	141	142	PCIEO_TX1_P
RSVD	143	144	GND
KEY	KEY	KEY	KEY
RSVD	145	146	GND
GND	147	148	PCIE0_TX2_N
PCIEO_RX2_N	149	150	PCIEO_TX2_P
PCIEO_RX2_P	151	152	GND
GND	153	154	PCIE0_TX3_N
PCIEO_RX3_N	155	156	PCIEO_TX3_P
PCIEO_RX3_P	157	158	GND
GND	159	160	PCIEO_CLK_N
USBSS_RX_N	161	162	PCIEO_CLK_P

Module Signal Name	Pin #	Pin #	Module Signal Name
CSI3 D1 N	33	34	CSI2 D1 N
CSI3 D1 P	35	36	CSI2 D1 P
GND	37	38	GND
DPO TXDO N	39	40	CSI4 D2 N
DP0 TXD0 P	41	42	CSI4 D2 P
GND	43	44	GND
DP0_TXD1_N	45	46	CSI4 D0 N
DP0_TXD1_P	47	48	CSI4 D0 P
GND	49	50	GND
DPO TXD2 N	51	52	CSI4 CLK N
DP0 TXD2 P	53	54	CSI4_CLK_P
GND	55	56	GND
DP0_TXD3_N	57	58	CSI4 D1 N
DPO TXD3 P	59	60	CSI4_D1_P
GND	61	62	GND
DP1 TXD0 N	63	64	CSI4 D3 N
DP1 TXD0 P	65	66	CSI4_D3_R
GND	67	68	GND
DP1 TXD1 N	69	70	DSI DO N
DP1 TXD1 P	71	72	DSI DO P
GND	73	74	GND
DP1_TXD2_N	75	76	DSI_CLK_N
DP1 TXD2 P	77	78	DSI CLK P
GND	79	80	GND
DP1_TXD3_N	81	82	DSI D1 N
DP1 TXD3 P	83	84	DSI D1 P
GND	85	86	GND
GPIO00	87	88	DPO HPD
SPI0 MOSI	89	90	DPO AUX N
SPIO SCK	91	92	DPO AUX P
SPIO MISO	93	94	HDMI CEC
	95	96	
	t	98	
	99	100	DP1 AUX P
UARTO RXD	101	102	GND
UARTO RTS*	103	104	SPI1 MOSI
UARTO CTS*	105	106	SPI1 SCK
GND	107	108	SPI1_MISO
USBO D N	109	110	SPI1 CSO*
USBO D P	111	112	SPI1 CS1*
GND	113	114	CAMO PWDN
USB1_D_N	115	116	CAM0_MCLK
USB1_D_P	117	118	GPIO01
GND	119	120	CAM1_PWDN
USB2_D_N	121	122	CAM1_MCLK
USB2_D_P	123	124	GPIO02
GND	125	126	GPIO03
GPIO04	127	128	GPIO05
GND	129	130	GPIO06
PCIEO_RXO_N	131	132	GND
UARTO_RTS* UARTO_CTS* GND USB0_D_N USB0_D_P GND USB1_D_N USB1_D_P GND USB2_D_N USB2_D_P GND GND GND GND GND GND GND GN	97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127	98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130	GND SPI1_MOSI SPI1_SCK SPI1_SCK SPI1_CS0* SPI1_CS1* CAM0_PWDN CAM0_MCLK GPI001 CAM1_PWDN CAM1_PWDN CAM1_MCLK GPI002 GPI003 GPI005 GPI006

Module Signal Name	Pin #	Pin #	Module Signal Name
USBSS_RX_P	163	164	GND
GND	165	166	USBSS_TX_N
RSVD	167	168	USBSS_TX_P
RSVD	169	170	GND
GND	171	172	RSVD
RSVD	173	174	RSVD
RSVD	175	176	GND
GND	177	178	MOD_SLEEP*
PCIE WAKE*	179	180	PCIEO CLKREQ*
PCIEO RST*	181	182	RSVD
RSVD	183	184	GBE_MDI0_N
I2CO SCL	185	186	GBE MDIO P
I2CO SDA	187	188	GBE_LED_LINK
I2C1 SCL	189	190	GBE MDI1 N
I2C1 SDA	191	192	GBE MDI1 P
I2SO DOUT	193	194	GBE LED ACT
I2SO DIN	195	196	GBE MDI2 N
12S0 FS	197	198	GBE_MDI2_P
I2SO SCLK	199	200	GND
GND	201	202	GBE MDI3 N
UART1_TXD	203	204	GBE_MDI3_P
UART1 RXD	205	206	GPI007
UART1 RTS*	207	208	GPIO08
UART1_KTS*	209	210	CLK 32K OUT
GPIO09	211	212	GPIO10
CAM_I2C_SCL	213	214	FORCE RECOVERY*
CAM I2C SDA	215	216	GPIO11
GND	217	218	GPI012
SDMMC DATO	219	220	I2S1 DOUT
SDMMC_DAT1	221	222	12S1_DIN
SDMMC_DAT2	223	224	12S1_FS
SDMMC DAT3	225	226	I2S1_F3
SDMMC_CMD	227	228	GPI013
SDMMC CLK	229	230	GPI013
GND	231	232	I2C2 SCL
SHUTDOWN REQ*	233	234	12C2_SDA
PMIC BBAT	235	236	
POWER EN	237	238	UART2_TXD UART2_RXD
SYS RESET*	239	240	SLEEP/WAKE*
GND	241	242	GND
	243	244	GND
GND GND	245	244	GND
GND	247	248	GND
GND	247	250	GND
VDD_IN	251	252	VDD_IN
VDD_IN	253	254	VDD_IN
VDD_IN	255	256	VDD_IN
VDD_IN	257	258	VDD_IN
VDD_IN	259	260	VDD_IN

Legend	Ground	Power	Reserved - must be left unconnected

Chapter 3. Developer Kit Feature Considerations

The Jetson Nano Developer Kit Carrier Board design files are provided as a reference design. This chapter describes details necessary for designers to know to replicate certain features if desired. In addition, aspects of the design that are specific to the NVIDIA Developer Kit usage but not useful or supported on a custom carrier board are also identified.

Most of the features implemented on the Jetson Nano Developer Kit carrier board design can be duplicated by copying the connections from the P3449 carrier board reference design. The Some features have aspects that would require additional information as listed

- ▶ USB SuperSpeed Hub
- Power over Ethernet (PoE)
- ► TI TXB0108 level shifters
- ► ID EEPROM (Not to be copied from reference design)

3.1 USB SuperSpeed Hub

The USB SS hub design uses a Realtek RTS5411-GRT device. The hub device has been customized using internal fuses with the Realtek tool. A design intending to duplicate the developer kit hub implementation should customize the hub as follows:

- ▶ Power enables (DPS1/2/3/4 PWR) set to be active high
- Charging feature disabled
- SSC valid

3.2 Power Over Ethernet (PoE)

The P3449 carrier board includes a 4-pin Power over Ethernet (PoE) header (J38) which brings out the VC power pins of the Ethernet connector. In order to use this alternate PoE power mechanism to power the carrier board, the design would require a power converter to take the high voltage PoE supply (38V-60V) and convert it to the correct voltage for the custom carrier board. This could be the 5V that the Jetson Nano Developer Kit uses, or a different voltage depending on the design of the custom carrier board.

3.3 TI TXB0108 Level Shifters

The P3449 carrier board uses these level shifters to shift many of the signals going to the 40-pin header from 1.8V to 3.3V. The design of these level shifters supports bidirectional signaling without the use of a direction signal but has some side effects that should be considered. See the Jetson Nano Developer Kit 40-Pin Expansion Header GPIO Usage Considerations Applications Note for details.

3.4 Features Not to be Implemented

The Jetson Nano Developer Kit carrier board features that should not be copied as they are not required or useful for a custom carrier board design. The ID EEPROM (P3449 - U11) is a feature that is used for NVIDIA internal purposes, but not useful on a custom design. A similar function may be desired for a custom design, but the NVIDIA software will not interact with these devices and the I2C address used by the developer kit carrier board ID EEPROM on the I2C2 interface (7'h57) should be avoided.

Chapter 4. Modular Connector

4.1 Module Connector Details


Jetson Nano modules connect to the carrier board using a 260-pin SO-DIMM connector. The mating connector used on the Developer Kit carrier board is listed in the Jetson Nano SCL (Supported Components List). This connector is a DDR4 SODIMM, 260-pin, right-angle, standard key type. The full height of the connector is 9.2 mm. Refer to the Connector specification for details. Other heights are available.

4.2 Module to Mounting Hardware

The Jetson Nano module is installed in the SODIMM connector which has latching mechanisms to hold the board in place. In addition, it is required that the module is mounted to the main carrier board PCB using metal standoffs and screws (or equivalent), both for mechanical integrity and to provide additional grounding points. The Developer Kit uses threaded standoffs that are hex, $4.5 \, \text{mm}$ widths (narrow diameter) x $6.57 \pm 0.1 \, \text{mm}$ length. These have M.2.5 threads. The screws used are M2.5 x 3.7 mm, pad head.

Other SODIMM connector heights are available. If a different height connector is used, the standoff height will have to be adjusted accordingly to account for the difference in height from main PCB to module PCB.

Figure 4-1. Jetson Nano Module Installed in SODIMM Connector




4.3 Module Installation and Removal

To install the Jetson Nano module correctly, follow the sequence and mounting hardware instructions:

Here are some suggested assembly guidelines.

- 1. Assemble any required thermal solution on the module.
- 2. Install the Jetson Nano module
 - a) Baseboard with suitable standoff for as per SODIMM connector height defined
 - b) Insert module fully at an angle of 25-35 degree into the SODIMM connector.
 - c) Arc down the module board until the SODIMM connector latch engages.
 - d) Secure the Jetson Nano module to the baseboard with screws into the standoff/spacer. The developer kit (shown in Figure 4-2) uses a standoff and screws to secure the module to the system/base- board.

Figure 4-2. Module to Connector Assembly Diagram



To remove the Jetson Nano module correctly, follow the reverse of the installation sequence.

Chapter 5. Power

Power for the module is supplied on the **VDD_IN** pins and is nominally 5.0V (see the *Jetson Nano Data Sheet* for supply tolerance and maximum current).



CAUTION: Jetson Nano is not hot-pluggable. When installing the module, the main power supply should not be connected. Before removing the module, the main power supply (to **VDD_IN** pins) must be disconnected and allowed to discharge below 0.6V.

Table 5-1. Jetson Nano Power and System Pin Descriptions

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
251 V 260	VDD_IN	-	Main power – Supplies PMIC and other regulators	Main DC input	Input	5.0V	-	-
235	PMIC_BBAT	-	PMIC Battery Back-up. Optionally used to provide back-up power for the Real-Time-Clock (RTC). Connects to Lithium Cell or super capacitor on Carrier Board. PMIC is source when charging cap or coin cell. Super cap or coin cell is source when system is disconnected from power.	Battery Back-up using Super-capacitor	Bidir	1.65V-5.5V	,	,
214	FORCE_ RECOVERY*	BUTTON_VOL_UP	Force Recovery strap pin. Heldlow when SYS_RESET* goes high (i.e. during power-on) places system in USB recovery mode.	Automation header	Input	CMOS – 1.8V	ST	pu
240	SLEEP/WAKE*	BUTTON_PWR_ON	Sleep/Wake. Configured as GPIO for optional use to indicate the system should enter or exit sleep mode.	Automation header	Input	CMOS - 5.0V	ST	pu
233	SHUTDOWN_ REQ*	-	Used by the module to request the carrier board to shut down. $100k\Omega$ pullup to VDD_IN (5V) on the module.	System	Output	Open Drain, 5.0V	-	-
237	POWER_EN	(PMIC EN0 through converter logic)	Signal for module on/off: high level on, low level off. Connects to module PMIC EN0 through converter logic. $100 \text{k}\Omega$ pulldown on the module.	System	Input	Analog 5.0V	-	-
239	SYS_RESET*	SYS_RESET_IN_N	Module Reset. Reset to the module when driven low by the carrier board.	Automation header	Bidir	Open Drain, 1.8V	JT_RST	1

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
			Used as carrier board supply enable when driven high by the module when module power sequence is complete. Used to ensure proper power on/off sequencing for between module and carrier board supplies. 4.7kΩ pull-up to 1.8V on the module.					
178	MOD_SLEEP*	GPIO_PA6	Indicates the module sleep status. Low is in sleep mode, high is normal operation. This pin is controlled by system software and should not be modified.	HDMI termination pull- down FET control disable	Output	CMOS – 1.8V	ST	Z

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for FORCE_RECOVERY* and SLEEP/WAKE* signals are true when used for those functions. Otherwise as GPIOs, the direction is bidirectional.
- 3. The MPIO Pad Codes are described in the Tegra X1 SoC Technical Reference Manual "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.




Figure 5-1. Jetson Nano Power and Control Block Diagram

5.1 Power Supply and Sequencing

The carrier board receives the main power source and uses this to generate the enable to Jetson Nano (POWER_EN) after the carrier board has ensured the main supply is stable and the associated decoupling capacitors have charged. The carrier board supplies are not enabled at this time. Once POWER_EN is driven active (high), Jetson Nano begins to Power-ON. When the module Power-ON sequence has completed, the SYS_RESET* signal is driven inactive (high) and this is used by the carrier board to enable its various supplies. SYS_RESET* is bidirectional and can be driven by the carrier board to reset Jetson Nano, which results in a full system power

cycle. The **SHUTDOWN_REQ*** signal from Jetson Nano can be driven active (low) if the system must be shut down, due to a critical thermal issue, etc. The power control logic on the carrier board should drive **POWER_EN** inactive (low) if **SHUTDOWN_REQ*** is asserted. The **SHUTDOWN_REQ*** signal is latched to a logic low level when the **VDD_IN** supply is at or below 4.2V.

Figure 5-2. System Power and Control Block Diagram




Figure 5-3. Power Up Sequence






Figure 5-4. Power Down – Initiated by SHUTDOWN_REQ* Assertion)





Figure 5-5. Power Down – Sudden Power Loss





Note: - **SHUTDOWN_REQ*** must always be serviced by the carrier board to toggle **POWER_EN** from high to low, even in cases of sudden power loss.

Chapter 6. USB and PCI Express

Jetson Nano allows multiple USB 2.0, USB 3.0 and PCIe interfaces to be brought out of the module.



Note: In Table 6-1 and Table 6-2 the Type/Dir column, the Output is from Jetson Nano and the Input is to Jetson Nano. Bidir is for bidirectional signals.

Table 6-1. Jetson Nano USB 2.0 Pin Descriptions

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
87	GP1000	USB_VBUS_EN0	GPIO #0 (USB 0 VBUS Detect)	USB 2.0 Micro B	Input	Open Drain, 1.8V	DD	0
109	USB0_D_N	USB0_DN	LICE OF THE PARTY	HCD O O M. D	D. I.	USB PHY	-	0
111	USB0_D_P	USB0_DP	USB 2.0 Port 0 Data	USB 2.0 Micro B	Bidir		-	0
115	USB1_D_N	USB1_DN	LICE O O D D .	LICD II I	D. I.		-	0
117	USB1_D_P	USB1_DP	USB 2.0 Port 1 Data	USB Hub	Bidir		-	0
121	USB2_D_N	USB2_DN	LICD O O Down O Down		Distin	LICE BLIV	-	0
123	USB2_D_P	USB2_DP	USB 2.0, Port 2 Data	M.2 Key E	Bidir	USB PHY	-	0

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The direction of GPI000 is true when used for this function. Otherwise as a GPI0, the direction is bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Table 6-2. Jetson Nano USB 3.0 and PCIe Pin Descriptions

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
131	PCIE0_RX0_N	PEX_RX4N	POL #0 P : 0 (POL 0: 1 #01 0)	MOK 5			-	-
133	PCIE0_RX0_P	PEX_RX4P	PCle #0 Receive 0 (PCle Ctrl #0 Lane 0)	M.2 Key E		PCIe PHY, AC-	-	-
137	PCIE0_RX1_N	PEX_RX3N	DOL #0.D. : 1 (DOL OLL#01 1)				-	-
139	PCIE0_RX1_P	PEX_RX3P	PCle #0 Receive 1 (PCle Ctrl #0 Lane 1)		l	Coupled on carrier board	-	-
149	PCIE0_RX2_N	PEX_RX2N	POL #0 P : 0 (POL 01 #01 01		Input	only if direct	-	-
151	PCIE0_RX2_P	PEX_RX2P	PCle #0 Receive 2 (PCle Ctrl #0 Lane 2)	Not Assigned		device	-	-
155	PCIEO_RX3_N	PEX_RX1N					-	-
157	PCIE0_RX3_P	PEX_RX1P	PCle #0 Receive 3 (PCle Ctrl #0 Lane 3)				-	-
179	PCIE_WAKE*	PEX_WAKE_N	PCIe Wake. 100kΩ pull-up to 3.3V on the module.	M.2 Key E Input		Open Drain 3.3V, Pull-up on the module	DD	Z
181	PCIE0_RST*	PEX_L0_RST_N	PCIe #0 Reset (PCIe Ctrl #0), 4.7kΩ pull-up to 3.3V on the module.	Not Assigned	Output	Open Drain 3.3V, Pull-up on the module	DD	0
134	PCIEO_TXO_N	PEX_TX4N	PCle #0 Transmit 0 (PCle Ctrl #0 Lane	MOK 5			-	-
136	PCIE0_TX0_P	PEX_TX4P	0)	M.2 Key E			-	-
140	PCIE0_TX1_N	PEX_TX3N	POL 110 T 31 4 POL 01 1 110 1 11		Outrut	PCIe PHY, AC- Coupled on carrier board	-	-
142	PCIE0_TX1_P	PEX_TX3P	PCIe #0 Transmit 1PCIe Ctrl #0 Lane 1)				-	-
148	PCIE0_TX2_N	PEX_TX2N	PCle #0 Transmit 2 (PCle Ctrl #0 Lane	.	Output		-	-
150	PCIE0_TX2_P	PEX_TX2P	2)	Not Assigned			-	-
154	PCIE0_TX3_N	PEX_TX1N	PCle #0 Transmit 3 (PCle Ctrl #0 Lane				-	-
156	PCIE0_TX3_P	PEX_TX1P	3)				-	-
160	PCIEO_CLK_N	PEX_CLK1N				DOL BUN	-	0
162	PCIEO_CLK_P	PEX_CLK1P	PCIe #0 Reference Clock (PCIe Ctrl #0)	M.2 Key E	Output	PCle PHY	-	0
180	PCIEO_ CLKREQ*	PEX_LO_ CLKREQ_N	PCIE #0 Clock Request (PCIe Ctrl #0). 47kΩ pull-up to 3.3V on the module.	Not Assigned	Bidir	Open Drain 3.3V, Pull-up on the module	DD	Z
161	USBSS_RX_N	PEX_RX6N				USB SS PHY,	-	-
163	USBSS_RX_P	PEX_RX6P	USB SS Receive (USB 3.0 Ctrl #0)	USB 3.0 Type A	Input	AC-Coupled only if direct connect to device	-	-
166	USBSS_TX_N	PEX_TX6N				USB SS PHY,	-	-
168	USBSS_TX_P	PEX_TX6P	USB SS Transmit (USB 3.0 Ctrl #0)		Output	AC-Coupled on carrier board	-	-

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for PCIE_WAKE*, PCIEO_RST*, and PCIEO_CLKREQ are true when used for those functions. Otherwise as GPIOs, the direction is bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Table 6-3 lists the mapping options for Jetson Nano.


Table 6-3. Jetson Nano USB 3.0 and PCIe Lane Mapping Configurations

Module	Module Pin Names na		PCle3	PCle 2 PCle 1		PCIe 0	USBSS
Teg	ra X1 Lanes	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 6
USB 3.0	PCle						
1	1x4	PCIe#1_0 - Used for Ethernet on Module	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0	USB_SS#0
Usage on NVIDIA DevKit Carrier Board		N/A		Unused		M.2 KeyE	USB Type A

6.1 USB

Figure 6-1 shows the USB connection example.

Figure 6-1. USB Connection Example



Notes:

- 1. AC capacitors should be located close to either the USB connector, or the Jetson Nano pins.
- 2. For USB 3.0 IF shown above (USBSS_TX/RX), AC caps are required on the TX lines. If routed directly to a peripheral, AC caps are needed on the peripheral TX lines as well. The AC caps are recommended to be located near the Jetson Nano connector pins, although locating the caps near the peripheral RX pins is acceptable.
- 3. USB0 must be available to use as USB Device for USB Recovery Mode.
- 4. Load switch can be enabled by SYS RESET* or an available GPIO.
- 5. Connector used must be USB Implementers Forum certified if USB 3.0 implemented.

6.1.1 USB 2.0 Design Guidelines

These requirements apply to the USB 2.0 controller PHY interfaces: USB[2:0]_D_N/P.

Table 6-4. USB 2.0 Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max frequency (high speed) - Bit Rate/UI period/Frequency	480/2.083/240	Mbps/ns/MHz	
Max loading - High Speed / Full Speed / Low Speed	10 / 150 / 600	pF	
Reference plane	GND		
Trace impedance - Diff pair / SE	90 / 50	Ω	±15%
Via proximity (signal to reference)	< 3.8 (24)	mm (ps)	See Note 1
Max trace length/delay - Microstrip / Stripline	6 (960)	In (ps)	
Max intra-pair skew between USBx_D_P and USBx_D_N	7.5	ps	

Notes:

6.1.2 USB 3.0 Design Guidelines

The requirements following apply to the USB 3.0 port #0 PHY interface: usbss_tx_n/p, usbss_rx_n/p.

Table 6-5. USB 3.0 Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Specification			
Data rate / UI period	5.0 / 200	Gbps/ps	
Max number of loads	1	load	
Termination	90 differential	Ω	On-die termination at TX and RX
Electrical Specification			
Insertion loss @ 2.5GHz Type-C Type A Resonance dip frequency TDR dip	<=2 <=7 >8 >=75	dB dB GHz	Only PCB with add-on components (connector excluded) is considered Using TDR pulse with Tr (10%-90%) = 200ps
Near-end crosstalk (NEXT) @ DC to 5GHz	<=-45	dB	For each TX-RX NEXT
IL/NEXT plot	See Figure 6-2		
Impedance			
Reference plane	GND		
Trace impedance - Diff pair / SE	85-90 / 45-55	Ω	±15%
Trace Spacing – for TX/RX non-interleaving			

 $^{1. \}quad \text{Up to four signal vias can share a single GND return via.} \\$

^{2.} Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are made, they MUST be done as an offset to default values instead of overwriting those values.

TX-RX Xtalk is very critical in PCB trace routing. The ideal s f routing on the same layer, strongly recommend not inter f it is necessary to have interleaved routing in breakout, all The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew com Gee Figure 6-3 Min inter-SNEXT (between TX/RX) Breakout Main-route Min inter-SFEXT (between TX/TX or RX/RX) Breakout	leaving TX and RX la l the inter-pair spaci to increase inter-pai	ines ing should follov ir spacing	,
f it is necessary to have interleaved routing in breakout, all The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew.com See Figure 6-3 Min inter-Snext (between TX/RX) Breakout Main-route Min inter-Sfext (between TX/TX or RX/RX)	L the inter-pair spaci to increase inter-pai pensation in the brea 4.85x 3x	ng should follov r spacing akout region Dielectric	This is the recommended dimension for meeting NEXT
f it is necessary to have interleaved routing in breakout, all The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew.com See Figure 6-3 Min inter-Snext (between TX/RX) Breakout Main-route Min inter-Sfext (between TX/TX or RX/RX)	L the inter-pair spaci to increase inter-pai pensation in the brea 4.85x 3x	ng should follov r spacing akout region Dielectric	This is the recommended dimension for meeting NEXT
The breakout trace width is suggested to be the minimum to not perform serpentine routing for intra-pair skew.com. See Figure 6-3 Min inter-SNEXT (between TX/RX) Breakout Main-route Min inter-SFEXT (between TX/TX or RX/RX)	to increase inter-pai pensation in the brea 4.85x 3x	akout region Dielectric	This is the recommended dimension for meeting NEXT
Do not perform serpentine routing for intra-pair skew com See Figure 6-3 Min inter-S _{NEXT} (between TX/RX) Breakout Main-route	pensation in the brea 4.85x 3x	akout region Dielectric	9
Gee Figure 6-3 Min inter-Snext (between TX/RX) Breakout Main-route Min inter-Sfext (between TX/TX or RX/RX)	4.85x 3x	Dielectric	9
Min inter-Snext (between TX/RX) Breakout Main-route Min inter-Sfext (between TX/TX or RX/RX)	3x		9
Breakout Main-route Min inter-S _{FEXT} (between TX/TX or RX/RX)	3x		9
Min inter-S _{FEXT} (between TX/TX or RX/RX)		height	The state of the s
	1 v	-	Stripline structure in a GSSG structure is assumed; it
Breakout	1 v		holds in broadside-coupled stripline structure All values are in terms of minimum dielectric height
		Inter-pair	7 Act values are in terms of minimum distrective height
Main-route	1x	spacing	
Max length Park 1	11		
Breakout Main-route	11 Max trace length	mm	
Mairi-i oute	- LBRK		
Frace Spacing			
Pair-Pair (inter-pair) - Microstrip / Stripline	4x/3x	dielectric	
Fo plane and capacitor pad - Microstrip / Stripline	4x/3x	height	
To unrelated high-speed signals - Microstrip / Stripline	4x/3x		
Frace Length/Skew			
Trace loss characteristic @ 2.5GHz	< 0.7	dB/in	The following max length is derived based on this characteristic. See Note 1.
Breakout region - Max trace delay	11	mm	Minimum width and spacing
Max trace length/delay	152.3 (1014)	mm (ps)	
Max PCB via distance/delayfrompin	6.29 [41.9]	mm (ps)	
Max within pair (intra-pair) skew	0.15 (1)	mm (ps)	
Differential pair uncoupled length/delay	6.29 [41.9]	mm (ps)	
AC Cap			,
/alue	0.1	uF	Smallest size preferred (i.e. 0201). See note under USB Connection Diagrams for details on when AC capacitors are required
ocation (max distance to adjacent discontinuities)	8 (53.22)	mm (ps)	The AC cap location should be located as close as possible to nearby discontinuities
/ia			
via structure	Y-pattern is strong recommended (kee		Xtalk suppression is best when using Y-pattern. Can also reduce the limit of pair-pair distance. See Figure 6-4.
GND via	Place GND via as so as possible to the d Up to 4 signal vias (can share a single via"	data pair vias. (2 diff pairs)	GND via is used to maintain return path, while its Xtalk suppression is limited.
AC cap pad voiding	GND (or PWR) void the cap is preferre		Voiding is required if cap size is 0603 or large.
Max via stub length	0.4	mm	long via stub requires review (IL and resonance dip check)
ESD			
Preferred device			Type: Texas Instruments TPD4I05U06. Optional. Place ESC component near connector
Max junction capacitance (IO to GND)	0.8	pF	
_ocation (max distance to connector)	8 (53)	mm (ps)	
_ayout recommendations		, , , , , , , , , , , , , , , , , , ,	See USB 3.0 Guideline Figure 6-5

Parameter	Requirement	Units	Notes						
See Chapter 15 for details on CMC if implemented.									
Component Order									
Component order Chip _ AC capacitor (TX only) _ common mode choke _ ESD _ Connector: See Figure 6-6.									
General: See Chapter 15 for guidelines related to serpe	entine routing, routin	g over voids and	d noise coupling						
Note: 1. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced. 2. Recommend trace length matching to <1ps before vias or any discontinuity to minimize common mode conversion.									

The following figures show the USB 3.0 interface signal routing requirements.

Figure 6-2. IL/NEXT Plot

3. Place GND vias as symmetrically as possible to data pair vias.




Figure 6-3. Trace Spacing for TX/RX Non-Interleaving




Figure 6-4. Via Structures




Figure 6-5. ESD Layout Recommendations





Figure 6-6. Component Order



6.1.3 Common USB Routing Guidelines

If routing to USB device or USB connector includes a flex or 2nd PCB, the total routing including all PCBs/flexes must be used for the max trace and skew calculations.

Keep critical USB related traces away from other signal traces or unrelated power traces/areas or power supply components.

Table 6-6. Tegra USB 2.0 Signal Connections

Jetson Nano Ball Name	Туре	Termination	Description
USB[2:0]_D_P USB[2:0]_D_N	DIFF I/O	90Ω common mode chokes close to connector. ESD Protection between choke and connector on each line to GND	USB Differential Data Pair: Connect to USB connector, Mini-Card socket, hubor another device on the PCB.

Table 6-7. Miscellaneous USB 2.0 Signal Connections

Module Pin Name	Туре	Termination	Description
GPI000	А	5V to 1.8V level shifter	USB0 VBUS Enable: Connect to VBUS pin of USB connector receiving USB0_+/- interface through level shifter. Also connects to VBUS power supply if host mode supported.

Table 6-8. Tegra USB 3.0 Signal Connections

Module Pin Name	Туре	Termination	Description
USBSS_TX_N/P (USB 3.0 Port #0)	DIFF Out	Series 0.1uF caps. ESD Protection near connector if required.	USB 3.0 Differential Transmit Data Pairs: Connect to USB 3.0 connectors, hubs or other devices on the PCB.
USBSS_RX_N/P (USB 3.0 Port #0)	DIFF In	If routed directly to a peripheral on the board, AC caps are needed for the peripheral TX lines. ESD protection near connector if required.	USB 3.0 Differential Receive Data Pairs: Connect to USB 3.0 connectors, hubs or other devices on the PCB.

6.2 PCle

NVIDIA® Tegra® contains a PCIe controller that brings one interface up to four lanes to the module pins for use on the carrier board. A second single-lane PCIe interface is used onmodule for Ethernet.




Figure 6-7. Example PCIe Connections



Notes:

- 1. AC capacitors required on RX lines on carrier board if connected directly to device. They should not be on the carrier board if connected to PCIe connector, M.2 Key M, etc. In those cases, the AC caps are on the board connected to those connectors.
- 2. The PCIEx_CLK clock outputs comply to the PCIe CEM specification "REFCLK DC Specifications and AC Timing Requirements." The clocks and RX/TX signals are HCSL compatible.

6.2.1 PCIe Design Guidelines

Table 6-9 and Figure 6-8 provide the signal routing requirements for the PCIe interface.

Table 6-9. PCIe Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes			
Specification						
Data rate / UI period	5.0 / 200	Gbps / ps	2.5GHz, half-rate architecture			
Configuration / device organization	1	Load				
Topology	Point-point		Unidirectional, differential			
Termination	50	Ω	To GND Single Ended for P and N			
Impedance		-				
Trace Impedance - diff / SE	85 / 50	Ω	±15%. See Note 1			
Reference plane	GND					
Spacing						
Trace Spacing (Stripline/Microstrip)			See Note 2			
pair – pair	3x / 4x	dielectric height				
To plane and capacitor pad	3x / 4x					
To unrelated high-speed signals	3x / 4x					
Length/Skew						
Trace loss characteristic @ 2.5 GHz	< 0.7	dB/in	The following max length is derived based on this characteristic. See Note 3			
Breakout region (max length)	41.9	ps	Minimum width and spacing. 4x or wider dielectric height spacing is preferred			
Max trace length/delay	5.5 (880)	in (ps)				
Max PCB via distance from the BGA	41.9	ps	Max distance from BGA ball to first PCB via.			
PCB within pair (intra-pair) skew	0.15 (0.5)	mm (ps)	Do trace length matching before hitting discontinuities			
Within pair (intra-pair) matching between subsequent discontinuities	0.15 (0.5)	mm (ps)				
Differential pair uncoupled length	41.9	ps				
Via						
Via placement	Place GND vias as syn less than 1x the diff pa		to data pair vias. GND via distance should be placed			
Max # of vias PTH vias Micro-vias	2 for TX traces and 2 for RX trace No requirement					
Max via stub length	0.4	mm	Longer via stubs would require review			
Routing signals over antipads	Not allowed					
AC Cap						
Value - Min/Max	0.075 / 0.2	uF	Only required for TX pair when routed to connector			
Location (max length to adjacent discontinuity)	8	mm	Discontinuity such as edge finger, component pad			
Voiding	Voiding the plane direct mils larger than the parecommended.		See Figure 6-8			

Parameter	Requirement	Units	Notes
General: See Chapter 15 for guidelines related to serpe	entine routing, routing o	over voids and noise co	upling

Notes:

- 1. The PCIe spec. has $40-60\Omega$ absolute min/max trace impedance, which can be used instead of the $50\Omega,\pm$ 15%.
- 2. If routing in the same layer is necessary, route group TX and RX separately without mixing RX/TX routes and keep distance between nearest TX/RX trace and RX to other signals 3x RX-RX separation.
- 3. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced
- 4. Do length matching before via transitions to different layers or any discontinuity to minimize common mode conversion.

Figure 6-8. AC Cap Voiding




Table 6-10. PCIe Signal Connections

Module Pin Name		Туре	Termination	Description			
PCIe Interface #0 (x4)							
PCIEO_TX3_N/P PCIEO_TX2_N/P PCIEO_TX1_N/P PCIEO_TX0_N/P	(Lane 3) (Lane 2) (Lane 1) (Lane 0)	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX_N/P pins of PCIe connector or RX_N/P pin of PCIe device through AC cap according to supported configuration.			
PCIEO_RX3_N/P PCIEO_RX2_N/P PCIEO_RX1_N/P PCIEO_RX0_N/P	(Lane 3) (Lane 2) (Lane 1) (Lane 0)	DIFFIN	Series 0.1uF capacitors near Jetson Nano pins or device if device on main PCB.	Differential Receive Data Pairs: Connect to RX_N/P pins of PCIe connector or TX_N/P pin of PCIe device through AC cap according to supported configuration.			
PCIE0_CLK_N/P		DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_N/P pins of PCIe device/connector			
PCIE0_CLKREQ*		1/0	47kΩ pull-up to VDD_3V3_SYS on module	PCIe Clock Request for PCIEO_CLK: Connect to CLKREQ pins on device/connector(s)			
PCIE0_RST*		0	4.7kΩ pull-up to VDD_3V3_SYS on module	PCIe Reset: Connect to PERST pins on device/connector(s)			
PCIE_WAKE*		I	100kΩ pull-up to VDD_3V3_SYS on module	PCIe Wake: Connect to WAKE pins on device or connector			

6.3 Gigabit Ethernet

Jetson Nano integrates a Realtek RTL8119I-CG Gigabit Ethernet controller. The magnetics and RJ45 connector would be implemented on the carrier board. Contact Realtek for carrier board placement and routing guidelines.


Table 6-11. Jetson Nano Gigabit Ethernet Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
194	GBE_LED_ACT	-	Ethernet Activity LED (Yellow)		Output	-	-	-
188	GBE_LED_LINK	-	Ethernet Link LED (Green)		Output	-	-	-
184	GBE_MDI0_N	-			Bidir	MDI	-	-
186	GBE_MDI0_P	-	GbE Transformer Data 0				-	_
190	GBE_MDI1_N	-	0.57				-	_
192	GBE_MDI1_P	-	GbE Transformer Data 1	LAN			-	-
196	GBE_MDI2_N	-					-	-
198	GBE_MDI2_P	-	GbE Transformer Data 2				-	_
202	GBE_MDI3_N	-	0.57				-	-
204	GBE_MDI3_P	-	GbE Transformer Data 3				-	_

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 3. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Figure 6-9. Jetson Nano Ethernet Connections






Figure 6-10. Gigabit Ethernet Magnetics and RJ45 Connections

Table 6-12. Ethernet MDI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Reference plane	GND		
Trace impedance - Diff pair / Single Ended	100 / 50	Ω	$\pm 15\%$. Differential impedance target is 100Ω. 90Ω can be used if 100Ω is not achievable
Min trace spacing (pair-pair)	0.763	mm	
Max trace length/delay	109 (690)	mm (ps)	
Max within pair (intra-pair) skew	0.15 (1)	mm (ps)	
Number of vias	minimum		Ideally there should be no vias, but if required for breakout to Ethernet controller or magnetics, keep very close to either device.

Table 6-13. Ethernet Signal Connections

Module Pin Name	Туре	Termination	Description
GBE_MDI[3:0]_N/P	DIFF I/O		Gigabit Ethernet MDI IF Pairs: Connect to Magnetics -/+ pins
GBE_LED_LINK	0	110Ω series resistor	Gigabit Ethernet Link LED: Connect to green LED on RJ45 connector
GBE_LED_ACT	0	110Ω series resistor	Gigabit Ethernet Activity LED: Connect to yellow LED on RJ45 connector

Chapter 7. Display

Tegra X1 Embedded designs can select from several display options including MIPI DSI and eDP for embedded displays, and HDMI or DP for external displays. The maximum number of simultaneous displays supported by Jetson Nano is two.

Table 7-1. Jetson Nano Display General Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
206	GPI007	LCD_BL_PWM	GPIO or Pulse Width Modulation signal	Expansion header	Output	CM0S - 1.8V	ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The direction of GPI007 is true when used for this function. Otherwise as a GPI0, the direction is bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

7.1 MIPI DSI


Tegra supports two total MIPI DSI data lanes and a single clock lane. Each data lane has a peak bandwidth up to 1.5Gbps.

Table 7-2. Jetson Nano DSI Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
76	DSI_CLK_N	DSI_A_CLK_N	District DCI de de		0	MIPI D-PHY	-	pd
78	DSI_CLK_P	DSI_A_CLK_P	Display, DSI clock		Output		_	pd
70	DSI_D0_N	DSI_A_D0_N	D: 1 DC 1 1 0		Bidir		_	pd
72	DSI_D0_P	DSI_A_D0_P	Display, DSI data lane 0	Not assigned			_	pd
82	DSI_D1_N	DSI_A_D1_N	Disales DCI detales 1				_	pd
84	DSI_D1_P	DSI_A_D1_P	Display, DSI data lane 1		Output		-	pd

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 3. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Figure 7-1. DSI 1 x 2 Lane Connection Example





Note: If EMI/ESD devices are necessary, they must be tuned to minimize impact to signal quality, which must meet the DSI spec. requirements for the frequencies supported by the design.

7.1.1 MIPI DSI and CSI Design Guidelines

Table 7-3 details the MIPI DSI and CSI interface signal routing requirements.

Table 7-3. MIPI DSI and CSI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes				
Max frequency/data rate (per data lane)	750 / 1500	MHz/Mbps					
Number of loads	1	load					
Reference plane	GND						
Trace impedance - Diff pair / SE	90-100 / 45-50	Ω	±10%				
Via proximity (signal to reference)	< 0.65 (3.8)	mm (ps)					
Intra-pair trace spacing	0.15mm	mm	Can be adjusted to meet Differential Impedance. Loosely Coupled Diff. Pair recommended by Spec.				
Inter-pair trace spacing - Microstrip / Stripline	4x / 3x	dielectric height					
Max PCB breakout length	5	mm					
Max trace delay 1 Gbps 1.5 Gbps	1100 800	ps					
Max intra-pair skew	1	ps					
Max trace delay skew between DQ and CLK	5	ps	DQ includes all the data lines associated with a single clock. This may be 2 differential data lanes for a x2 interface, or 4 differential data lanes for a x4 interface.				
Keep critical traces away from other signal traces or unrelated power traces/areas or power supply components							

7.1.2 MIPI DSI and CSI Connection Guidelines

Table 7-4 details the MIPI DSI signal connections.

Table 7-4. MIPI DSI Signal Connections

Module Pin Name	Туре	Termination	Description
DSI_CLK_N/P	DIFF OUT		DSI Differential Clock: Connect to CLKn and CLKp pins of the primary DSI display
DSI_D[1:0]_N/P	DIFF OUT		DSI Differential Data Lanes 1:0: Connect to corresponding data lanes of DSI display.
GPI007	0		Optional LCD Backlight Pulse Width Modulation: Connect to LCD backlight solution PWM input if supported

7.2 eDP and DP

Table 7-5 details the MIPI DSI and CSI connection pin descriptions for the eDP and DP displays.

Table 7-5. Jetson Nano eDP and DP Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
90	DP0_AUX_N	DP_AUX_CH0_N					DP_AUX	Z
92	DP0_AUX_P	DP_AUX_CH0_P	Display Port 0 auxiliary channel		Bidir	Carrier Board (eDP/DP)	DP_AUX	z
39	DP0_TXD0_N	EDP_TXDN0	Diantary name 0 data lana 0		Output	AC-Coupled on carrier board	-	Z
41	DP0_TXD0_P	EDP_TXDP0	Display port 0 data lane 0	DP connector			_	Z
45	DP0_TXD1_N	EDP_TXDN1	Disales and Order least				_	Z
47	DP0_TXD1_P	EDP_TXDP1	Display port 0 data lane 1				_	Z
51	DP0_TXD2_N	EDP_TXDN2	Disalou a set O dota los a 2				_	Z
53	DP0_TXD2_P	EDP_TXDP2	Display port 0 data lane 2				_	Z
57	DP0_TXD3_N	EDP_TXDN3	Disalous est O dotalous 2				_	Z
59	DP0_TXD3_P	EDP_TXDP3	Display port 0 data lane 3				-	Z
88	DP0_HPD	DP_HPD0	Display port 0 hot-plug detect		Input	CMOS - 1.8V	ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The direction for DPO_HPD is true when used for this function. Otherwise as a GPIO, the direction is bidirectional
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Tegra supports an eDP interface. The eDP interface can also be used for DP. DP support on these pins does not include HDCP or Audio.




Figure 7-2. DP/eDP Connection Example on DP0 Pins

- Level shifter required on DP0_HPD to avoid the pin from being driven when Jetson Nano is off. The level shifter must be non-inverting (preserve the polarity of the HPD signal from the display).
- Load Switch enable is from powergood pin of main 3.3V supply.
- If eDP interface used for DP, note that HDCP is not supported.

7.2.1 eDP Routing Guidelines

Figure 7-3 shows the eDP topology, and Table gives the eDP and DP signal routing requirements.

Figure 7-3. eDP Differential Main Link Topology




Table 7-6. eDP and DP Main Link Signal Routing Requirements including DP_AUX

Parameter	Requirement	Units	Notes
Specification			
Max data rate / Min UI R BR HBR HBR2	1.62 / 617 2.7 / 370 5.4 / 185	Gbps/ps	Per data lane
Number of loads / topology	1	load	Point-Point, differential, unidirectional
Termination	100	Ω	On die at TX/RX
Electrical Spec			
RBR HBR HBR2	0.7 1.2 2.4	dB @ 0.81GHz dB @ 1.35GHz dB @ 2.7GHz	
Resonance dip frequency	>8	GHz	
TDR dip	>85	Ω	@Tr-200ps(10%-90%)
FEXT	<= -40dB @ DC <= -30dB @ 2.7GHz	See Figure 7-4	
Impedance		0 (150)	T 000 1000; H
Trace impedance - Diff pair	90-100 85	Ω (±15%)	900–1000 is the spec. target. 850 is an implementation option (Zdiff does not account for trace coupling) 850 is preferable as it can provide better trace loss characteristic performance. See Note 1.
Reference plane	GND		
Trace Length, Spacing and Skew			
Trace loss characteristic:	< 0.81	dB/in	@ 2.7GHz. The following max length is derived based on this characteristic. See Note 2.
Max PCB via dist. from connector RBR/HBR HBR2	No requirement 7.63 (0.3)	mm (in)	
Max trace length/delay from Jetson Nano TX to connector RBR/HBR (Stripline / Microstrip) HBR2 (Stripline) HBR2 (Microstrip, 5x / 7x)	215 (1138)/215 (975) 102 (700) 89 (525) / 102 (600)	mm (ps)	175ps/inch assumption for stripline, 150ps/inch for microstrip.
Trace spacing (pair-pair) Stripline Microstrip (HBR/RBR) Microstrip (HBR2)	3x 4x 5x to 7x	dielectric height	
Trace spacing (Main link to AUX) - Stripline/Microstrip	3x/5x	dielectric height	
Max intra-pair (within pair) skew	0.15 (1)	mm (ps)	See Note 2
Maxinter-pair (pair-pair) skew	150	ps	See Note 3
Via			
Max GND transition via distance	< 1x	diff pair pitch	For signals switching reference layers, add symmetrical GND stitching via near signal vias.
Via Structure			
Impedance dip	≽97 ≽92	Ω @ 200ps Ω @ 35ps	The via dimension is required for HDMI-DP co-layout.
Recommended via dimension Drill/Pad	200/400	um	

Parameter	Requirement	Units	Notes
Antipad	>840	um	
Via pitch	≽880	um	
Topology	Y-pattern is recommo	ended. Keep symmetry.	Y-pattern helps with Xtalk suppression. It can also reduce the limit of pair-pair distance. Need review (NEXT/FEXT check) if via placement is not Y-pattern. See Figure 7-5
		stance from a via of one ria from another lane >= r.	See Figure 7-6
GND via		nmetrically as possible o four signal vias (2 diff gle GND return via	GND via is used to maintain a return path, while its Xtalk suppression is limited.
Max # of vias			
PTH vias	2 if all vias are PTH v	ia	
Micro vias	Not limited if total ch	annel loss meets IL spec	
Max via stub length	0.4	mm	
AC Cap			
Value	0.1	uF	Discrete 0402
Max distance from AC cap to connector RBR/HBR HBR2	No requirement 0.5	in	
Voiding RBR/HBR HBR2	No requirement Voiding required		HBR2: Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended.
Connector			
Voiding RBR/HBR HBR2	No requirement Voiding required		HBR2: Standard DP connector: Voiding requirement is stack-up dependent. For typical stack-ups, voiding on the layer under the connector pad is required to be 5.7 mil larger than the connector pad.
General: See Chapter 15 for guidelines related	to Serpentine routing, routing	over voids and noise co	upling

lotos:

- 1. For eDP/DP, the spec puts a higher priority on the trace loss characteristic than on the impedance. However, before selecting 85Ω for impedance, it is important to make sure the selected stack-up, material and trace dimension can achieve the needed low loss characteristic.
- 2. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 3. Do not perform length matching within breakout region. Recommend doing trace length matching to <1ps before vias or any discontinuity to minimize common mode conversion.
- $4. \ \ The \ average \ of \ the \ differential \ signals \ is \ used \ for \ length \ matching.$

The following figures show the eDP and DP interface signal routing requirements.

Figure 7-4. S-parameter




Figure 7-5. Via Topology #1




Figure 7-6. Via Topology #2




Table 7-7. eDP Signal Connections

Module Pin Name	Type	Termination	Description
DP0_TXD[3:0]_N/P	0	Series 0.1 uF capacitors and ESD to GND on all.	eDP/DP Differential CLK/Data Lanes: Connect to matching pins on display connector.
DP0_AUX_N/P	I/OD	Series 0.1uF capacitors. 100kΩ pulldown on DP0_AUX_P and 100kΩ pull-up to VDD_3V3_SYS on DP0_AUX_N. ESD to GND on both.	eDP/DP: Auxiliary Channels: Connect to AUX_CH-/+ on display connector.
DP0_HPD	ı	From module pin: 10kΩ pull-up to 1.8V, level shifter and 100kΩ pulldown on connector side of shifter and ESD to GND .	eDP/DP: Hot Plug Detect: Connect to HPD pin on display connector through level shifter.

7.3 HDMI and DP

A standard DP 1.2a or HDMI V2.0 interface is supported. These share the same set of interface pins, so either DisplayPort or HDMI can be supported natively.

Table 7-8. Jetson Nano HDMI and DP Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
98	DP1_AUX_N	DP_AUX_CH1_N	DisplayPort 1 Aux– or HDMI DDC SDA			AC-Coupled on Carrier Board	DP_AUX	Z
100	DP1_AUX_P	DP_AUX_CH1_P	DisplayPort 1 Aux+ or HDMI DDC SCL		Bidir	(eDP/DP) or Open-Drain, 1.8V (3.3V	DP_AUX	Z
63	DP1_TXD0_N	HDMI_DP_TXDN0	D. 1 D 141 0 11D1411 0		Output	AC-Coupled on carrier board	-	Z
65	DP1_TXD0_P	HDMI_DP_TXDP0	DisplayPort 1 Lane 0 or HDMI Lane 2	HDMI Conn.			-	Z
69	DP1_TXD1_N	HDMI_DP_TXDN1	D: 1 D 1 11DM11 1				-	Z
71	DP1_TXD1_P	HDMI_DP_TXDP1	DisplayPort or HDMI Lane 1				-	z
75	DP1_TXD2_N	HDMI_DP_TXDN2					-	z
77	DP1_TXD2_P	HDMI_DP_TXDP2	DisplayPort 1 Lane 2 or HDMI Lane 0				-	z
81	DP1_TXD3_N	HDMI_DP_TXDN3	D. I D. IAI O. HDMIOH I				-	z
83	DP1_TXD3_P	HDMI_DP_TXDP3	DisplayPort 1 Lane 3– or HDMI Clk Lane				-	Z
96	DP1_HPD	HDMI_INT_DP_HP D	HDMI or Display Port Hot Plug Detect		Input	CMOS - 1.8V	DD	pd
94	HDMI_CEC	HDMI_CEC	HDMI CEC		Bidir	Open Drain, 1.8V (3.3V tolerant)	DD	z

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for DP1_HPD and HDMI_CEC are true when used for these functions. Otherwise as GPIOs, the direction is bidirectional
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.


Table 7-9. DP and HDMI Pin Mapping

Module Pin Name	Module Pin #s	HDMI	DP
DP1_TXD3_P	83	TXC+	TX3+
DP1_TXD3_N	81	TXC -	TX3-
DP1_TXD2_P	77	TX0+	TX2+
DP1_TXD2_N	75	TX0-	TX2-
DP1_TXD1_P	71	TX1+	TX1+
DP1_TXD1_N	69	TX1-	TX1-
DP1_TXD0_P	65	TX2+	TX0+
DP1_TXD0_N	63	TX2-	TX0-

7.3.1 HDMI

This section shows the HDMI connection requirements, signal routing requirements, and topology.


Figure 7-7. HDMI Connection Example



Notes:

- 1. Level shifters required on DDC/HPD. Tegra pads are not 5V tolerant and cannot directly meet HDMI VIL/VIH requirements. HPD level shifter can be non-inverting or inverting. HPD level shifter on the Jetson Nano Developer Kit is inverting.
- 2. If EMI/ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing and electrical requirements of the HDMI specification for the modes to be supported. See requirements and recommendations in the related sections of Table 7-10.
- 3. The DP1_TXx pads are native DP pads and require series AC capacitors (ACCAP) and pull-downs (RPD) to be HDMI compliant. The 499Ω , 1% pull-downs must be disabled when Jetson Nano is off or in sleep mode to meet the HDMI VOFF requirement. The enable to the FET, enables the pull-downs when the HDMI interface is to be used. Chokes between pull-downs and FET are optional improvements for HDMI 2.0 operation.
- 4. Series resistors RS are required. See the RS section of Table 7-10 for details.
- 5. See reference design for CEC level shifting/blocking circuit.

Figure 7-8. HDMI Clk and Data Topology





- 1.RPD pad must be on the main trace. RPD and ACCAP must be on same layer.
- 2. Chokes $(600\Omega \, \Omega \, 100 \, \text{MHz})$ or narrow traces $(1 \, \text{uH@DC-} 100 \, \text{MHz})$ between pull-downs and FET are chokes between pull-downs and FET are optional improvements for HDMI 2.0 operation.
- 3. The trace after the main route via should be routed on the top or bottom layer of the PCB, and either with 100 ohm differential impedance, or as uncoupled 50 ohm SE traces.
- 4.RS series resistor is required. See the RS section of Table 7-10 for details.

Table 7-10. HDMI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Specification	<u>'</u>		
Max frequency / UI	5.94 / 168	Gbps/ps	Per lane – not total link bandwidth
Topology	Point to point		Unidirectional, differential
Termination			Differential To 3.3V at receiver
At receiver	100	Ω	To GND near connector
On-board	500		
Electrical Specification			
IL	<= 1.7	dB @ 1GHz	
	<= 2	dB @ 1.5GHz	
	<= 3	dB @ 3GHz	
1. 6	< 6	dB @ 6GHz	
resonance dip frequency	> 12	GHz	
TDR dip	>= 85	Ω @ Tr=200ps	10%-90%. If TDR dip is 75~85ohm that dip width should < 250ps
FEXT (PSFEXT)	<= -50	dB at DC	PSNEXT is derived from an algebraic summation of
	<= -40	dB at 3GHz	the individual NEXT effects on each pair by the other pairs
	<= -40	dB at 6GHz	other pairs
	IL/FEXT plot: See Figure 7-9		TDR plot: See Figure 7-10
Impedance			
Trace impedance - Diff pair	100	Ω	$\pm 10\%$. Target is 100Ω . 95Ω for the breakout and main route is an implementation option.
Reference plane	GND		
Trace spacing/Length/Skew			·
Trace loss characteristic:	< 0.8	dB/in. @ 3GHz	The max length is derived based on this
	< 0.4	dB/in. @ 1.5GHz	characteristic. See Note 1.
Trace spacing (pair-pair)			For Stripline, this is 3x of the thinner of above and
Stripline	3x	dielectric height	below.
Microstrip: pre 1.4b	4x		
Microstrip: 1.4b/2.0	5x to 7x		
Trace spacing (Main link to DDC)			For Stripline, this is 3x of the thinner of above and below.
Stripline Microstrip	3x	dielectric height	betow.
	5x		D 11 455 / 15 450 /
Max total length/delay (1.4b/2.0 - up to 5.94Gbps)			Propagation delay: 175ps/in. for stripline, 150ps/in. for microstrip).
Stripline	63.5/2.5 (437)	mm/in (ps)	
Microstrip (5x spacing)	50.8/2.0 (300)	Ι, (μ2)	
Microstrip (7x spacing)	63.5/2.5 (375)		
Max Total Length/Delay (Pre-1.4b - up to 165Mhz)			Propagation delay: 175ps/in. for stripline, 150ps/in. for microstrip).
Microstrip	254/10 (1500)	mm/in (ps)	
Stripline	225/8.5 (1500)	Ι, (μ2)	
Max intra-pair (within pair) skew	0.15 (1)	mm (ps)	See notes 1, 2, and 3
Max inter-pair (pair to pair) skew	150	ps	See notes 1, 2, and 3
Max GND transition via distance	1x	Diff pair via pitch	For signals switching reference layers, add one or two ground stitching vias. It is recommended they be symmetrical to signal vias.
Via			
Topology	Y-pattern is recommended keep symmetry		Xtalk suppression is the best by Y-pattern. Also, it can reduce the limit of pair-pair distance. Need
Minimum impedance dip	97	Ω@200ps	
	1 ' '	12/02/00/93	

Parameter	Requirement	Units	Notes
	92	Ω@35ps	review (NEXT/FEXT check) if via placement is not Y-
Recommended via dimension			pattern. See Figure 7-11
drill/pad	200/400	uM	
Antipad	840		
via pitch	880		
GND via	Place GND via as symmetric vias. Up to four signal vias (2 GND return via	ally as possible to data pair 2 diff pairs) can share a single	GND via is used to maintain return path, while its Xtalk suppression is limited
Max # of vias			
PTH via	4 if all vias are PTH via		
u-via	Not limited if total channel l	oss meets IL spec.	
Max via stub length	0.4	mm	long via stub requires review (IL and resonance dip check)
Topology	'	ı	
The main route via dimensions should comp	ly with the via structure rules (S	See via section)	See Figure 7-8
For the connector pin vias, follow the rules f	or the connector pin vias (See v	a section)	
The traces after main route via should be ro PCB top or bottom.	uted as 100Ω differential or as u	ncoupled 50ohm SE traces on	
Max distance from R _{PD} to main trace (seg B)	1	mm	
Max distance from AC cap to RPD stubbing point [seg A]	~0	mm	
Max distance between ESD and signal via	3	mm	
Add-on Components			
Example of a case where space is limited for placing components.	Top: See Figure 7-12		Bottom: See Figure 7-13
AC Cap			
Value	0.1	uF	
Max via distance from BGA	7.62 (52.5)	mm (ps)	
Location	must be placed before pull-c	lown resistor	The distance between the AC cap and the HDMI connector is not restricted.
Placement			
PTH design	Place cap on bottom layer if	main-route above core	
	Place cap on top layer if mai	n-route below core	
Micro-via design	Not Restricted		
Void	GND (or PWR) void under/ab size = SMT area + 1x dielectr		See Figure 7-14
Pull-down Resistor (Rp), choke/FET			
Value	500	Ω	
Location.	Must be placed after AC cap)	Placement: See Figure 7-15
Layer of placement	Same layer as AC cap. The F	ET and choke can be placed	
Choke between Rpp and FET			Can be choke or Trace. Recommended option for
choke	600 or	Ω @ 100 MHz	HDMI2.0 HF1-9 improvement.
	1	uH@DC-100 MHz	
Max trace Rdc	≤20	mΩ	
Max trace length	4	mm	
Void	GND/PWR void under/above	cap is preferred	
Common-mode Choke (Not recommended - See Appendix A for details on CMC if implem		d for EMI issues)	
ESD (On-chip protection diode can withstan	d 2kV HMM. External ESD is op	tional. Designs should include	ESD footprint as a stuffing option)
Max junction capacitance (IO to GND)	0.35	pF	e.g. Texas Instruments TPD4E02B04DQAR

Parameter	Requirement	Units	Notes			
Footprint	Pad right on the net instead	of trace stub	See Figure 7-16			
Location	After pull-down resistor/CM	C and before Rs				
Void	GND/PWR void under/above 1mm x 2mm for 1 pair	the cap is needed. Void size =	See Figure 7-17			
Series Resistor (Rs) – Series resistor	on N/P path for HDMI 2.0 (mandatory)				
Value	< 6	Ω	± 10%. 0ohm is acceptable if the design passes the HDMl2.0 HF1-9 test. Otherwise, adjust the Rs value to ensure the HDMl2.0 tests pass: Eye diagram, Vlow test and HF1-9 TDR test			
Location	After all components and be	fore HDMI connector				
Void	GND/PWR void under/above distance.	the Rs device is needed. Void s	size = SMT area + 1x dielectric height keepout			
Trace at Component Region						
Value	100	Ω	± 10%			
Location	At component region (Micros	strip)				
Trace entering the SMT pad	One 45°		See Figure 7-18			
Trace between components	Uncoupled structure		See Figure 7-19			
HDMI connector						
Connector voiding	Voiding the ground below th larger than the pin itself	e signal lanes 0.1448(5.7mil)	See Figure 7-20			
General: See Chapter 15 for guidelines related to Serpentine routing, routing over voids and noise coupling						

- 1. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 2. The average of the differential signals is used for length matching.
- 3. Do not perform length matching within breakout region. Recommend doing trace length matching to <1ps before vias or any discontinuity to minimize common mode conversion
- 4. If routing includes a flex or 2nd PCB, the max trace delay and skew calculations must include all the PCBs/flex routing. Solutions with flex/2nd PCB may not achieve maximum frequency operation.

The following figures show the HDMI interface signal routing requirements.

Figure 7-9. IL and FEXT Plot




Figure 7-10. TDR Plot




Figure 7-11. HDMI Via Topology




Figure 7-12. Add-on Components - Top




Figure 7-13. Add-on Components - Bottom




Figure 7-14. AC Cap Void



Figure 7-15. RPD, Choke, FET Placement




Figure 7-16. ESD Footprint



Figure 7-17. ESD Void



Figure 7-18. SMT Pad Trace Entering



Figure 7-19. SMT Pad Trace Between




Figure 7-20. Connector Voiding





Table 7-11. HDMI Signal Connections

Module Pin Name	Type	Termination (see note on ESD)	Description
DP1_TXD3_N/P	DIFF OUT	0.1 uF series AC $_{\text{CAP}} \rightarrow 500\Omega$ R $_{\text{PD}}$ (controlled by FET) \rightarrow ESD to GND \rightarrow . $< 6\Omega$ R $_{\text{S}}$ (series resistor)	HDMI Differential Clock: Connect to C-/C+ and pins on HDMI connector
DP1_TXD[2:0]_N/P	DIFF OUT		HDMI Differential Data: Connect to HDMI Data pins (See Table 7-9)
DP1_HPD	I	From module pin: 10kΩ PU to 1.8V → level shifter → 100kΩ series resistor. 100kΩ to GND on connector side → 100pF/12pF caps to GND → ESD to GND .	HDMI Hot Plug Detect: Connect to HPD pin on HDMI connector
HDMI_CEC	I/OD	Gating circuitry, See Figure 7-7 for details.	HDMI Consumer Electronics Control: Connect to CEC on HDMI connector through circuitry.
DP1_AUX_N/P	I/OD	From module pins: $10k\Omega$ PU to $3.3V \rightarrow$ level shifter \rightarrow $1.8k\Omega$ PU to $5V \rightarrow$ ESD to GND	HDMI: DDC Interface – Clock and Data: Connect DP1_AUX_N to SDA and DP1_AUX_P to SCL on HDMI connector
HDMI 5V Supply	Р	Adequate decoupling (0.1uF and 10uF recommended) on supply near connector and ESD to GND .	HDMI 5V supply to connector: Connect to +5V on HDMI connector.

7.3.2 DP on DP1 Pins

Figure 7-21 shows the DisplayPort connection.

Figure 7-21. DP Connection Example



Notes:

- 1. Level shifter required on DP1_HPD to avoid the pin from being driven when Jetson Nano is off. The level shifter must be non-inverting (preserve the polarity of the HPD signal from the display).
- 2. Any EMI/ESD included on the HDMI_DP pins must be suitable for the highest frequency modes supported (<1pf capacitive load recommended).

7.3.2.1 DP Interface Signal Routing Requirements

See eDP and DP signal routing requirements.

Table 7-12. DP Signal Connections

Type	Termination (see note on ESD)	Description
0	Series 0.1uF capacitors \rightarrow ESD on all.	DP Differential Lanes: Connect to D[3:0] -/+. See DP/HDMI pin mapping table for correct connections of data pins.
I	From Module pin: $10k\Omega$ pull-up to $1.8V \rightarrow$ level shifter and $100k\Omega$ pulldown on connector side of shifter \rightarrow ESD to GND .	DP Interrupt (Hot Plug Detect): Connect to HPD pin on DP connector w/termination described.
I/OD	From module pins: series 0.1uF caps \rightarrow then 100K Ω PD on AUX_P and 100K Ω PU to 3.3V on AUX_N \rightarrow ESD.	DP: Auxiliary Channels: Connect to AUX_CH-/+ on DP connector
Р	Adequate decoupling (0.1uF and 10uF recommended) on supply near connector.	DP supply to connector: Connect 3.3V supply pin on DP connector to VDD_3V3_SYS.
	O I	O Series 0.1uF capacitors → ESD on all. I From Module pin: 10kΩ pull-up to 1.8V → level shifter and 100kΩ pulldown on connector side of shifter → ESD to GND. I/OD From module pins: series 0.1uF caps → then 100kΩ PD on AUX_P and 100kΩ PU to 3.3V on AUX_N → ESD. P Adequate decoupling (0.1uF and 10uF

DG-09502-001_v2.2 | 48 NVIDIA Jetson Nano

Chapter 8. MIPI CSI Video Input

Jetson Nano brings twelve MIPI CSI lanes to the connector. Three quad-lane camera streams or two quad-lane plus two dual-lane camera streams or one quad-lane plus three dual-lane camera streams are supported. Each data lane has a peak bandwidth of up to 1.5 Gbps.



Note: In Table 8-1 and Table 8-2 the Direction column, the Output is from Jetson Nano and the Input is to Jetson Nano. Bidir is for bidirectional signals.

Table 8-1. Jetson Nano CSI Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
10	CSI0_CLK_N	CSI_A_CLK_N	Camera, CSI O Clock				_	Z
12	CSI0_CLK_P	CSI_A_CLK_P	Camera, OSI O Clock				-	Z
4	CSI0_D0_N	CSI_A_D0_N	Camera, CSI 0 Data 0	Camera Connector #1			-	Z
6	CSI0_D0_P	CSI_A_D0_P	Camera, CSI U Data U	Camera Connector #1			_	Z
16	CSI0_D1_N	CSI_A_D1_N	O OCIO D-+- 1				-	Z
18	CSI0_D1_P	CSI_A_D1_P	Camera, CSI 0 Data 1				_	Z
3	CSI1_D0_N	CSI_B_D0_N	0 0011 D + 0				_	Z
5	CSI1_D0_P	CSI_B_D0_P	Camera, CSI 1 Data 0				_	Z
15	CSI1_D1_N	CSI_B_D1_N	0.0014.00.4	Not Assigned			_	Z
17	CSI1_D1_P	CSI_B_D1_P	Camera, CSI 1 Data 1				_	Z
28	CSI2_CLK_N	CSI_E_CLK_N	0 001001			MIDLD DIN	-	z
30	CSI2_CLK_P	CSI_E_CLK_P	Camera, CSI 2 Clock		Input	MIPI D-PHY	-	z
22	CSI2_D0_N	CSI_E_D0_N	0 0010 D + 0				-	Z
24	CSI2_D0_P	CSI_E_D0_P	Camera, CSI 2 Data 0	Camera Connector #2			-	Z
34	CSI2_D1_N	CSI_E_D1_N	0.000.00				-	Z
36	CSI2_D1_P	CSI_E_D1_P	Camera, CSI 2 Data 1				_	Z
27	CSI3_CLK_N	CSI_F_CLK_N	0.0000				-	Z
29	CSI3_CLK_P	CSI_F_CLK_P	Camera, CSI3 Clock				_	Z
21	CSI3_D0_N	CSI_F_D0_N	0 0010 D + 0				_	Z
23	CSI3_D0_P	CSI_F_D0_P	Camera, CSI 3 Data 0	Not Assigned			_	Z
33	CSI3_D1_N	CSI_F_D1_N	0				_	Z
35	CSI3_D1_P	CSI_F_D1_P	Camera, CSI 3 Data 1				-	Z

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
52	CSI4_CLK_N	CSI_C_CLK_N	0				-	Z
54	CSI4_CLK_P	CSI_C_CLK_P	Camera, CSI 4 Clock				-	z
46	CSI4_D0_N	CSI_C_D0_N	Communication of the Communica				-	Z
48	CSI4_D0_P	CSI_C_D0_P	Camera, CSI 4 Data 0				-	Z
58	CSI4_D1_N	CSI_C_D1_N	0.001/10.1.1				-	Z
60	CSI4_D1_P	CSI_C_D1_P	Camera, CSI 4 Data 1				-	Z
40	CSI4_D2_N	CSI_D_D0_N	0.001/10.1.0				-	Z
42	CSI4_D2_P	CSI_D_D0_P	Camera, CSI 4 Data 2				-	z
64	CSI4_D3_N	CSI_D_D1_N	0 051/10 1 0				-	Z
66	CSI4_D3_P	CSI_D_D1_P	Camera, CSI 4 Data 3				-	Z

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 3. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Table 8-2. Jetson Nano Camera Miscellaneous Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
213	CAM_I2C_SCL	CAM_I2C_SCL	Camera I2C Clock. 2.2k Ω pull-up to 3.3V on the module.	module.	D. I.	Open Drain –	DD	Z
215	CAM_I2C_SDA	CAM_I2C_SDA	Camera I2C Data. 2.2kΩ pull-up to 3.3V on the module.	CSI Mux	Bidir	3.3V	DD	Z
114	CAM0_PWDN	CAM1_PWDN	Camera 0 Powerdown or GPIO			CMOS - 1.8V	ST	pd
116	CAM0_MCLK	CAM1_MCLK	Camera 0 Reference Clock	Camera Connector #1			ST	pd
120	CAM1_PWDN	CAM2_PWDN	Camera 1 Powerdown or GPIO	0	Output		ST	pd
122	CAM1_MCLK	CAM2_MCLK	Camera 1 Reference Clock	Camera Connector #2			ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for CAM[1:0]_PWDN and CAM[1:0]_MCLK are true when used for these functions. Otherwise as GPIOs, the directions are bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.





Figure 8-1. 4 Lane CSI Camera Connection Example

Table 8-3. CSI Configuration

Cameras	CSI_0 CLK/Data[1:0]	CSI_1 Data[1:0]	CSI_2 CLK/Data[1:0]	CSI_3 CLK	CSI_3 Data[1:0]	CSI_4 CLK/Data[1:0]
2-Lanes Each						
1 of 4 cameras	V					
2 of 4 cameras			V			
3 of 4 cameras				V	V	
4 of 4 cameras						V
4-Lanes Each						
1 of 3 cameras	V	V				
2 of 3 cameras			V		V	
3 of 3 cameras						V

- 1.CSI 4 can be used as as a x1, x2, or x4 CSI interface.
- 2. If CSI 0/1 and CSI 4 are used for 4-lane interfaces each, CSI 2 and CSI 2 can be used for two 1 or 2-lane interfaces.
- 3. Each 2-lane options shown above can also be used for one single lane camera.


Figure 8-2. Available Cameral Control Pins





Note: The CAM_I2C interface is connected to the power monitor device on the module which uses I2C address 7'h40.

Figure 8-3. CSI Connection Options





Note: Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing and Vil/Vih requirements at the receiver and maintain signal quality and meet requirements for the frequencies supported by the design.

8.1 CSI Design Guidelines

CSI and DSI use the MIPI D-PHY for the physical interface. The routing and connection requirements are found in the DSI section (Section 7.1),

Table 8-4. MIPI CSI Signal Connections

Module Pin Name	Туре	Termination	Description
CSI[4:2,0]_CLK_N/P	I	See Note	CSI Differential Clocks. Connect to clock pins of camera. See Table 8-3 for details
CSI[3:0]_D[1:0]_N/P CSI4_D[3:0]_N/P	1/0	See Note	CSI Differential Data Lanes: Connect to data pins of camera. See Table 8-3 for details

Note: Depending on the mechanical design of the platform and camera modules, ESD protection may be necessary. In addition, EMI control may be needed. Both are shown in Figure 8-1. Any EMI/ESD solution must be compatible with the frequency required by the design.

Table 8-5. Miscellaneous Camera Connections

Module Pin Name	Type	Termination	Description
CAM_I2C_CLK CAM_I2C_DAT	0 I/0	2.2kΩ pull-ups VDD_3V3_SYS (on Jetson Nano). See note related to EMI/ESD in Table 8-4.	Camera I2C Interface: Connect to I2C SCL and SDA pins of imager. The CAM_I2C interface is connected to the power monitor device on the module which uses I2C address 7'h40.
CAM[1:0]_MCLK	0	120Ω bead in series (on Jetson Nano) See note related to EMI/ESD under MIPI CSI Signal Connections table.	Camera Master Clocks: Connect to camera reference clock inputs.
CAM[1:0]_PWDN	0		Camera Power Control signals (or GPIOs [1:0]): Connect to power down pins on camera(s).

Chapter 9. SD Card and SDIO

Jetson Nano uses one SDMMC interface for on-module eMMC (SDMMC4 on Tegra) and brings one to the connector pins for SD Card or SDIO use.

Table 9-1. Jetson Nano SDIO Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
229	SDMMC_CLK	SDMMC3_CLK	SD Card or SDIO Clock		Output		CZ	pd
227	SDMMC_CMD	SDMMC3_CMD	SD Card or SDIO Command				CZ	pu
219	SDMMC_DAT0	SDMMC3_DAT0	SD Card or SDIO Data 0	Nick Accions d		CMOS -	CZ	pu
221	SDMMC_DAT1	SDMMC3_DAT1	SD Card or SDIO Data 1	Not Assigned	Bidir	1.8V/3.3V	CZ	pu
223	SDMMC_DAT2	SDMMC3_DAT2	SD Card or SDIO Data 2				CZ	pu
225	SDMMC_DAT3	SDMMC3_DAT3	SD Card or SDIO Data 3				CZ	pu

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for SDMMC_x and GPI008 are true when used for these functions. Otherwise as GPI0s, the directions are bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.




Figure 9-1. SD Card Connection Example

- 1. The SD card supply must be enabled with a GPIO to prevent back-driving the Tegra SDMMC interface during power-on sequencing. The GPIO should have power-on reset (POR) that will ensure the supply is not enabled by default.
- 2. Having 0Ω , 0402 resistor is recommended in case of issues with EMI where it can be replaced with an appropriate device.
- 3. It is recommended that the SD card supply is current limited in case the supply is shorted to GND.

Table 9-2. SD Card and SDIO Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max frequency			See Note 1
3.3V Signaling			
DS	25 (12.5)	MHz	
HS	50 (25)	(MB/s)	
1.8V Signaling			
SDR12	25 (12.5)		
SDR25	50 (25)		
SDR50	100 (50)		
SDR104	208 (104)		
DDR50	50 (50)		
Topology	Point to point		
Reference plane	GND or PWR		See Note 2
Trace impedance	50	Ω	±15%. 45Ω optional depending on stack- up
Max via count			Independent of stack-up layers.
PTH	4		Depends on stack-up layers.
HDI	10		

Parameter	Requirement	Units	Notes
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	Up to four signal vias can share 1 GND return via
Trace spacing Microstrip / Stripline	4x / 3x	dielectric height	
Trace length			
SDR50/SDR25/SDR12/HS/DS			
Min	16 (100)	mm (ps)	
Max	139 (876)		
SDR104/DDR50			
Min	16 (100)		
Max	83 (521)		
Max trace length/delay skew in/between CLK and CMD/DAT			See Note 3
SDR50/SDR25/SDR12/HS/DS	14 (87.5)	mm (ps)	
SDR104/DDR50	2 (12.5)		

Keep CLK, CMD and DATA traces away from other signal traces or unrelated power traces/areas or power supply components

Notes:

- 1. Actual frequencies may be lower due to clock source/divider limitations.
- 2. If PWR, 0.01uF decoupling cap required for return current.

SD Card and SDIO Signal Connections Table 9-3.

Function Signal Name	Type	Termination	Description
SDMMC_CLK	0		SD Card / SDIO Clock: Connect to CLK pin of device.
SDMMC_CMD	1/0		SD Card / SDIO Command: Connect to CMD pin of device
SDMMC_D[3:0]	1/0		SD Card / SDIO Data: Connect to Data pins of device

Chapter 10. Audio

Tegra supports multiple PCM/I2S audio interfaces and includes a flexible audio-port switching architecture.

Table 10-1. Jetson Nano Audio Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
193	I2S0_DOUT	DAP4_DOUT	I2S Audio Port 0 Data Out		Output	CMOS - 1.8V	ST	pd
195	I2S0_DIN	DAP4_DIN	I2S Audio Port 0 Data In		Input	CMOS - 1.8V	ST	pd
197	I2S0_FS	DAP4_FS	I2S Audio Port 0 Left/Right Clock	Expansion Header	Bidir	CM0S - 1.8V	ST	pd
199	I2S0_SCLK	DAP4_SCLK	I2S Audio Port 0 Clock		Bidir	CMOS - 1.8V	ST	pd
220	I2S1_DOUT	DMIC2_CLK	I2S Audio Port 1 Data Out		Bidir	CMOS - 1.8V	ST	pd
222	I2S1_DIN	DMIC1_DAT	I2S Audio Port 1 Data In		Input	CM0S - 1.8V	ST	pd
224	I2S1_FS	DMIC1_CLK	I2S Audio Port 1 Left/Right Clock	M.2 Key E	Bidir	CMOS - 1.8V	ST	pd
226	I2S1_SCLK	DMIC2_DAT	I2S Audio Port 1 Clock		Bidir	CMOS - 1.8V	ST	pd
211	GP1009	AUD_MCLK	GPIO #9 or Audio Codec Master Clock	Expansion Header	Output	CMOS - 1.8V	ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for I2S[1:0]x and GPI009 are true when used for those functions. Otherwise as GPI0s, the directions are bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.




Figure 10-1. Audio Codec Connection Example

- 1. The Interrupt pin from the audio codec can connect to any available Jetson Nano GPIO. If the pin must be wake-capable, choose one of the GPIOs that supports this function.
- 2. I2C2 supports 1.8V operation since the interface is pulled to 1.8V through 4.7k Ω resistors on the module. If another I2C interface on Jetson Nano is used, a level shifter will be required as all the others are 3.3V.
- 3. Refer to the Intel High Definition Audio/AC'97 website for the latest information: https://www.intel.com/content/www/us/en/support/articles/000005512/boards-and-kits/desktop-boards.html.

Table 10-2. Interface Signal Routing Requirements

Requirement	Units	Notes
1	load	
8	pF	
GND		
Min width/spacing		
50	Ω	±20%
< 3.8 (24)	mm (ps)	See note
2x	dielectric height	
~22 (3600)	In (ps)	
~1.6 (250)	In (ps)	
	1 8 GND Min width/spacing 50 < 3.8 (24) 2x ~22 (3600)	1 load 8 pF GND Min width/spacing 50 Ω < 3.8 [24] mm (ps) 2x dielectric height ~22 [3600] In (ps)

Table 10-3. Audio Signal Connections

Module Pin Name	Туре	Termination	Description
12S[1:0]_SCLK	1/0		I2S Serial Clock: Connect to I2S/PCM CLK pin of audio device.
I2S[1:0]_FS	1/0		I2S Frame Select (Left/Right Clock): Connect to corresponding pin of audio device.
I2S[1:0]_DOUT	1/0		I2S Data Output: Connect to data input pin of audio device.
I2S[1:0]_DIN	I		I2S Data Input: Connect to data output pin of audio device.
GPI009	0		Audio Codec Master Clock: Connect to clock pin of audio codec.

Chapter 11. Miscellaneous Interfaces

11.1 I2C

Jetson Nano brings four I2C interfaces to the connector pins. CAM_I2C is included in Table 8-2. The assignments in the I2C interface mapping table should be used where applicable for the I2C interfaces.

Table 11-1. Jetson Nano I2C Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
185	I2C0_SCL	GEN1_I2C_SCL	General I2C 0 Clock. 2.2kΩ pull-up to 3.3V on module.			Open Drain – 3.3V	DD	Z
187	I2CO_SDA	GEN1_I2C_SDA	General I2C 0 Data. 2.2kΩ pull-up to 3.3V on the module.			Open Drain – 3.3V	DD	Z
189	I2C1_SCL	GEN2_I2C_SCL	General I2C 1 Clock. 2.2kΩ pull-up to 3.3V on the module.	100 (D. I.	Open Drain – 3.3V	DD	Z
191	I2C1_SDA	GEN2_I2C_SDA	General I2C 1 Data. 2.2kΩ pull-up to 3.3V on the module.	I2C (general)	Bidir	Open Drain – 3.3V	DD	Z
232	I2C2_SCL	GEN3_I2C_SCL	General I2C 2 Clock. 2.2kΩ pull-up to 1.8V on the module.			Open Drain – 1.8V	DD	Z
234	I2C2_SDA	GEN3_I2C_SDA	General I2C 2 Data. 2.2kΩpull-up to 1.8V on the module.			Open Drain – 1.8V	DD	Z

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 3. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.




Figure 11-1. I2C Connections



Note: If an I2C interface is routed to an M.2 Key E or M.2 Key M socket, it is recommended that 0Ω series resistors be included on the lines. If the design will be used with WiFi modules that require I2C then the 0Ω series resistors would be installed. However, the WiFi modules must be fully spec compliant and not hold the I2C lines low during boot, which could interfere with communications with other devices on this I2C bus and possibly prevent the system from booting.

11.1.1 I2C Design Guidelines

Care must be taken to ensure I2C peripherals on same I2C bus connected to Jetson Nano do not have duplicate addresses. Addresses can be in two forms: 7-bit, with the read/write bit removed or 8-bit including the read/write bit. Be sure to compare I2C device addresses using the same form (all 7-bit or all 8-bit format). The I2C2 interface is connected to an EEPROM on the module which uses I2C address 7'h50. The CAM_I2C interface is connected to the power monitor device on the module which uses I2C address 7'h40.



Notes:

- The Jetson Nano I2C interfaces have $2.2k\Omega$ pull-ups on the module. Pads for additional pull-ups are recommended in case a stronger pull-up is required due to additional loading on the interfaces.
- The I2C pad LPMD bit is set by default for the I2C[2:0] pins, but not for the CAM_I2C pins. These settings can be changed if necessary, to improve signal integrity.

Table 11-2. I2C Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max frequency - Standard-mode / Fm / Fm+	100 / 400 / 1000	kHz	See Note 1
Topology	Single ended, bi-directional	, multiple masters/sl	aves
Max loading - Standard-mode / Fm / Fm+	400	pF	Total of all loads
Reference plane	GND or PWR		
Trace impedance	50 – 60	Ω	±15%
Trace spacing	1x	dielectric height	
Max trace length/delay		ps (in)	
Standard Mode	3400 (~20)		
Fm, Fm+ Modes	1700 (~10)		

- 1. Fm = Fast-mode, Fm+ = Fast-mode Plus.
- 2. Avoid routing I2C signals near noisy traces, supplies or components such as a switching power regulator.
- 3. No requirement for decoupling caps for PWR reference.

Table 11-3. I2C Signal Connections

Module Pin Name	Type	Termination	Description
I2C0_SCL/SDA	I/OD	2.2kΩ pull-ups to VDD_3V3_SYS on Jetson Nano	I2C #0 Clock and Data. Connect to CLK and Data pins of any 3.3V devices
I2C1_SCL/SDA	I/OD	2.2kΩ pull-ups to VDD_3V3_SYS on Jetson Nano	I2C #1 Clock and Data. Connect to CLK and Data pins of 3.3V devices.
12C2_SCL/SDA	I/OD	2.2kΩ pull-ups to VDD_1V8 on Jetson Nano	I2C #2 Clock and Data. Connect to CLK and Data pins of any 1.8V devices
CAM_I2C_SCL/SDA	I/OD	2.2kΩ pull-ups to VDD_3V3_SYS on Jetson Nano	Camera I2C Clock and Data. Connect to CLK and Data pins of any 3.3V devices

Notes

- 1. If some devices require a different voltage level than others connected to the same I2C bus, level shifters are required.
- 2. For I2C interfaces that are pulled up to 1.8V, disable the E_I0_HV option for these pads. For I2C interfaces that are pulled up to 3.3V, enable the E_I0_HV option. The E_I0_HV option is selected in the Pinmux registers.

11.2 SPI

The Jetson Nano brings out two of the Tegra SPI interfaces. See Figure 11-2.

Table 11-4. Jetson Nano SPI Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
89	SPI0_MOSI	SPI1_MOSI	SPI 0 Master Out / Slave In		Bidir	CM0S - 1.8V	LV_CZ	pd
91	SPI0_SCK	SPI1_SCK	SPI0 Clock				LV_CZ	pd
93	SPI0_MIS0	SPI1_MIS0	SPI 0 Master In / Slave Out	Expansion header			LV_CZ	pd
95	SPI0_CS0*	SPI1_CS0	SPI0 Chip Select 0				LV_CZ	pu

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
97	SPI0_CS1*	SPI1_CS1	SPI 0 Chip Select 1				LV_CZ	pu
104	SPI1_MOSI	SPI2_MOSI	SPI1 Master Out / Slave In				CZ	pd
106	SPI1_SCK	SPI2_SCK	SPI1 Clock				CZ	pd
108	SPI1_MIS0	SPI2_MISO	SPI1 Master In / Slave Out				CZ	pd
110	SPI1_CS0*	SPI2_CS0	SPI1 Chip Select 0				CZ	pu
112	SPI1_CS1*	SPI2_CS1	SPI1 Chip Select 1				CZ	pu

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for SPI[1:0]x are true when used for those functions. Otherwise as GPIOs, the directions are bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Figure 11-2. SPI Connections





Figure 11-3 shows the basic connections used.

Figure 11-3. Basic SPI Master and Slave Connections



11.2.1 SPI Design Guidelines

Figure 11-4 shows the SPI topologies and Table gives the SPI interface signal routing requirements.

Figure 11-4. SPI Topologies




Table 11-5. SPI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max frequency	65	MHz	
Configuration / device organization	4	load	
Max loading (total of all loads)	15	pF	
Reference plane	GND		
Breakout region impedance	Minimum width and spacing		
Max PCB breakout delay	75	ps	
Trace impedance	50 - 60	Ω	±15%
Via proximity (signal to reference)	< 3.8 (24)	mm (ps)	See note
Trace spacing - Microstrip / Stripline	4x / 3x	dielectric height	
Max trace length/delay (PCB main trunk - For MOSI, MISO, SCK & CS)			
Point-point	195 (1228)	mm (ps)	
2x-load star/daisy	120 (756)		
Max trace length/delay (Branch-A) for MOSI, MISO, SCK and CS			
2x-load star/daisy	75 (472)	mm (ps)	
Max trace length/delay skew from MOSI, MISO and CS to SCK	16 (100)	mm (ps)	At any point
Max trace length/delay skew from MOSI, MISO and CS to SCK Note: Up to four signal vias can share a single GND return via.	16 (100)	mm (ps)	At

11.3 **UART**

The Jetson Nano brings three UARTs out to the main connector. See Figure 11-5 for typical assignments of the three available UARTs.

Table 11-6. Jetson Nano UART Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
99	UART0_TXD	UART3_TXD	UART #0 Transmit. Buffered on module to keep connected devices from affecting state of the pin during power- on as it is one of the SoC strap pins.	M.2 Key E	Output		ST	pd
101	UARTO_RXD	UART3_RXD	UART #0 Receive	M.2 Key E	Input		ST	pd
103	UARTO_RTS*	UART3_RTS	UART #0 Request to Send	M.2 Key E	Output		ST	pd
105	UARTO_CTS*	UART3_CTS	UART #0 Clear to Send	M.2 Key E	Input	CMOS - 1.8V	ST	pu
203	UART1_TXD	UART2_TXD	UART #1 Transmit	Expansion Header	Output		ST	pd
205	UART1_RXD	UART2_RXD	UART #1 Receive	Expansion Header	Input		ST	pu
207	UART1_RTS*	UART2_RTS	UART #1 Request to Send	Expansion Header	Output		ST	pd
209	UART1_CTS*	UART2_CTS	UART #1 Clear to Send	Expansion Header	Input		ST	pd
236	UART2_TXD	UART1_TXD	UART #2 Transmit. Buffered on module to keep connected devices from affecting state of the pin during power- on as it is one of the SoC strap pins.	Automation Header	Output		ST	pd
238	UART2_RXD	UART1_RXD	UART #2 Receive	Automation Header	Input		ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for UART[2:0]x are true when used for those functions. Otherwise as GPIOs, the direction is bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.




Figure 11-5. Jetson Nano UART Connections

Table 11-7. UART Signal Connections

Ball Name	Туре	Termination	Description
UART[2:0]_TXD	0		UART Transmit: Connect to peripheral RXD pin of device
UART[2:0]_RXD	I		UART Receive: Connect to peripheral TXD pin of device
UART[1:0]_CTS*	I		UART Clear to Send: Connect to peripheral RTS pin of device
UART[1:0]_RTS*	0		UART Request to Send: Connect to peripheral CTS pin of device

11.4 Fan

Jetson Nano provides PWM and Tachometer functionality for controlling a fan as part of the thermal solution. Information on the PWM and Tachometer pins/functions can be found in the following locations:

Jetson Nano Module Pin Mux:

• This is used to configure GPI014 (PWM) for FAN_PWM and GPI008 (SDMMC_CD) for FAN_TACH. The pin used for FAN_PWM is configured as PM3_PWM3. The pin used for FAN_TACH is configured as a GPI0.

► Tegra X1 (SoC) Technical Reference Manual (TRM):

• Functional descriptions and related registers can be found in the TRM for the FAN_PWM (PWM chapter).


Table 11-8. Jetson Nano Fan Pin Description

Pin #	Module Pin Name	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
230	GPI014	GPIO_PE7	Fan PWM	Fan	Output	CMOS - 1.8V	ST	pd
208	GPI008	GPI0_PX2	Fan tachometer	Fan	Input	CM0S - 1.8V	ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidir is for Bidirectional signals.
- 2. The directions for GPI014 and GPI008 are true when used for those functions. Otherwise as GPI0s, the directions are bidirectional.
- 3. The MPIO Pad Codes are described in the *Tegra X1 SoC Technical Reference Manual* "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Figure 11-6. Jetson Nano Fan Connections



11.5 Debug

Jetson Nano supports a UART and JTAG for debugging purposes. The UART intended for debug is UART2 with is routed to a level shifter then to a 12-pin automation header on the developer kit carrier board. JTAG is not brought to the module pins, however, but to test points on the module.

Table 11-9. Jetson Nano JTAG and Debug UART Description

Pin #	Module Pin Name (See Note)	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
	JTAG_GP0	JTAG_TRST_N	JTAG test reset	None – JTAG not	Input	CMOS - 1.8V	-	-
	JTAG_RTCK	JTAG_RTCK	JTAG return clock	brought to the module	Input	CMOS - 1.8V	-	-
	JTAG_TCK	JTAG_TCK	JTAG test clock	pins on Jetson Nano	Input	CM0S - 1.8V	-	-

Pin #	Module Pin Name (See Note)	Tegra X1 Signal	Usage/Description	Usage on NVIDIA DevKit Carrier Board	Direction	Pin Type	MPIO Pad Code	Power- on Reset
	JTAG_TDI	JTAG_TDI	JTAG test data In		Input	CMOS - 1.8V	-	-
	JTAG_TD0	JTAG_TD0	JTAG test data Out		Output	CMOS - 1.8V	-	-
	JTAG_TMS	JTAG_TMS	JTAG test mode select		Input	CMOS - 1.8V	-	-
238	UART2_RXD	UART1_RX	UART 2 receive	Automotion Hondon	Input	CMOS - 1.8V	ST	pd
236	UART2_TXD	UART1_TX	UART 2 transmit	Automation Header	Output		ST	pd

Notes:

- 1. In the Type/Dir column, Output is from Jetson Nano. Input is to Jetson Nano. Bidiris for Bidirectional signals.
- 2. The direction for UART2_RXD is true when used for this function. Otherwise as a GPIO, the direction is bidirectional.
- 3. The MPIO Pad Codes are described in the Tegra X1 SoC Technical Reference Manual "Multi-Purpose I/O Pins and Pin Multiplexing (PinMux)" section for details.
- 4. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.
- 5. JTAG is brought to on-module test points only.

11.5.1 Debug UART

The UART2 interface is intended to be used for debug purposes.


Table 11-10. Debug UART Connections

Module Pin Name	Туре	Termination	Description
UART2_TXD	0		UART #2 Transmit: Connect to RX pin of serial device
UART2_RXD	I	If level shifter implemented, $100 k\Omega$ to supply on the non-Jetson Nano side of the device.	UART #2 Receive: Connect to TX pin of serial device

11.5.2 JTAG

Jetson Nano provides access to JTAG via test points on the module. Figure 11-7 shows the JTAG and debug UART connections based on the Jetson Nano Developer Kit design.


Figure 11-7. JTAG and Debug UART Connections



Notes:

- 1. Pull-ups or Pull-downs are present on the UARTTX and RTS lines for RAM Code strapping.
- 2.If level shifter is implemented, pull-up is required on the RXD line on the non-Jetson Nano side of the level shifter. This is required to keep the input from floating and toggling when no device is connected to the debug UART.

Figure 11-8. JTAG Test Point Detail



Jetson Nano Bottom Side View

Table 11-11. JTAG Connections

Jetson Nano Test Point Signal Name	Туре	Termination	Description
JTAG_TMS	I		JTAG Mode Select: Connect to TMS pin of connector
JTAG_TCK	I	100kΩ to GND (on module)	JTAG Clock: Connect to TCK pin of connector
JTAG_TD0	0		JTAG Data Out: Connect to TDO pin of connector
JTAG_TDI	I		JTAG Data In: Connect to TDI pin of connector
JTAG_RTCLK	I		JTAG Return Clock: Connect to RTCK pin of connector
JTAG_TRST_N	I	100kΩ to GND (on module)	JTAG Test Reset: This signal is used to select normal operation or scan test mode operation. • Normal operation: Leave pulldown resistor on module installed.
			 Boundary Scan test mode: Connect JTAG_TRST_N to VDD_1V8 install 100kΩ resistor to VDD_1V8 and remove 100kΩ resistor to GND. Or install strong enough resistor connected to VDD_1V8 to overcome weak 100kΩ pulldown (1ΩΩ to 4.7kΩ).

11.6 USB Recovery Mode

USB Recovery mode provides an alternate boot device (USB). In this mode, the system is connected to a host system and boots over USB. This is used when a new image needs to be flashed. To enter USB recovery mode, the <code>FORCE_RECOVERY*</code> pin is held low when <code>SYS_RESET*</code> goes high which can be when the system is powered on or <code>SYS_RESET*</code> is asserted after the system is powered on. <code>FORCE_RECOVERY*</code> is the SoC RCM0 strap. Only <code>USBO_D_N/P</code> supports USB Recovery Mode. See the USB section (Section 6.1) for an example figures that shows USB0 connected to a USB Micro B connector.

Chapter 12. PADS

Jetson Nano signals that come from Tegra X1 may glitch when the associated power rail is enabled. This may affect pins that are used as GPIO outputs. Designers should take this into account. GPIO outputs that must maintain a low state even while the power rail is being ramped up may require special handling.

12.1 Internal Pull-ups for Dual-Voltage Block Pins Powered at 1.8V

Several of the MPIO pads are on blocks designed to be powered at either 1.8V or 3.3V. These blocks are powered at 1.8V on Jetson Nano, and the internal pull-up at initial Power-ON is not effective. The signal may only be pulled up a fraction of the 1.8V rail. Once the system boots, software can configure the pins for 1.8V operation and the internal pull-ups will work correctly. If these signals need the pull-ups during Power-ON, external pull-up resistors should be added. The following list is the affected pins list. These are the Jetson Nano pins on the dual-voltage blocks powered at 1.8V with Power-ON reset default of Internal pull-up enabled.

- SDMMC DATO
- ► SDMMC DAT1
- ► SDMMC DAT2
- ► SDMMC_DAT3
- ► SDMMC CMD
- ► SPI1 CS0*
- ▶ SPI1 CS1*

12.2 Schmitt Trigger Usage

The MPIO pins have an option to enable or disable Schmitt-trigger mode on a per-pin basis. This mode is recommended for pins used for edge-sensitive functions such as input clocks, or other functions where each edge detected will affect the operation of a device. Schmitt-trigger mode provides better noise immunity and can help avoid extra edges from being "seen" by the Tegra inputs. Input clocks include the I2S and SPI clocks (I2Sx_SCLK and SPIx_SCK) when

Tegra is in slave mode. The FAN_TACH pin [GPI08] is another input that could be affected by noise on the signal edges. The SDMMC_CLK pin, while used to output the clock, also sample the clock at the input to help with read timing. Therefore, the SDMMC_CLK pin may benefit from enabling Schmitt-trigger mode. Care should be taken if the Schmitt-trigger mode setting is changed from the default initialization mode as this can influence interface timing.

12.3 Pins Pulled and Driven High During Power-ON

The Jetson Nano is powered up before the carrier board (See Section 5.1). Table 12-1 lists the pins on Jetson Nano that default to being pulled or driven high. Care must be taken on the carrier board design to ensure that any of these pins that connect to devices on the carrier board (or devices connected to the carrier board) do not cause damage or excessive leakage to those devices. Some of the ways to avoid issues with sensitive devices are:

- External pull-downs on the carrier board that are strong enough to keep the signals low are one solution, given that this does not affect the function of the pin.
- ▶ Buffers or level shifters can be used to separate the signals from devices that may be affected. The buffer and shifter should be disabled until the device power is enabled.

Table 12-1. Pins Pulled and Driven High by Tegra Prior to SYS_RESET* Inactive

Jetson Nano Pin	Power-ON reset Default	Pull-up Strength (kΩ)	Jetson Nano Pin	Power-ON reset Default	Pull-up Strength (kΩ)
SYS_RESET*	Driven high	na	SPI0_CS0*	Internal pull-up	~15
SLEEP/WAKE*	Internal pull-up	~100	SPI0_CS1*	Internal pull-up	~15
FORCE_RECOVERY*	Internal pull-up	~100	SPI1_CS0*	Internal pull-up	~18
UART1_RXD	Internal pull-up	~100	SPI1_CS1*	Internal pull-up	~18

Table 12-2. Pins Pulled High on Module with External Resistors Prior to SYS_RESET_IN* Inactive

Jetson Nano Pin	Pull-up Supply Voltage (V)	External Pull-up (kΩ)	Jetson Nano Pin	Pull-up Supply Voltage (V)	External Pull-up (kΩ)
I2C0_SCL/SDA	3.3	2.2	SPI1_CS0*	1.8	100
I2C1_SCL/SDA	3.3	2.2	SPI1_CS1*	1.8	100
I2C2_SCL/SDA	1.8	2.2	PCIE0_CLKREQ*	3.3	47
CAM_I2C_SCL/SDA	3.3	2.2	PCIE0_RST*	3.3	4.7
			PCIE_WAKE*	3.3	100

Chapter 13. Unused Interface Terminations

13.1 Unused Multi-purpose Standard CMPS Pad Interfaces

The following Jetson Nano pins (and groups of pins) are Tegra MPIO pins that support either special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups listed in Table 13-1 that are not used can be left unconnected.

Table 13-1. Unused MPIO Pins and Pin Groups

Jetson Nano Pins and Pin Groups	Jetson Nano Pins and Pin Groups
FORCE_RECOVERY*	SDMMC
GP1000	I2S
PCIE0_CLK/RST/CLKREQ/WAKE	UART
GPI007, GPI013, GPI014	I2C
DP0_HPD, DP1_HPD, HDMI_CEC	SPI
CAM Control, Clock	

Chapter 14. Jetson Nano Pin Descriptions and Design Checklist

The Jetson Nano pin description and design checklist are attached to this design guide.

To access the attached files, click the **Attachment** icon on the left-hand toolbar on this PDF (using Adobe Acrobat Reader or Adobe Acrobat). Select the file and use the Tool Bar options (**Open, Save**) to retrieve the documents. Excel files with the .nvxlsx extension will need to be renamed to .xlsx to open.

Chapter 15. General Routing Guidelines

15.1 Signal Name Conventions

The following conventions are used in describing the signals for Tegra:

- Signal names use a mnemonic to represent the function of the signal. For example, Secure Digital Interface #3 Command signal is represented as SDMMC_CMD, written in bold to distinguish it from other text. All active-low signals are identified by an asterisk (*) after the signal name. For example, SYS_RESET* indicates an active-low signal. Active-high signals do not have the underscore-N (_N) after the signal names. For example, SDMMC_CMD indicates an active-high signal. Differential signals are identified as a pair with the same names that end with _P and _N or for USB 2.0, DP and DN (for positive and negative, respectively). For example, CSI_0_D0_P and CSI_0_D0_N indicate a differential signal pair.
- ► The signal I/O type is represented as a code to indicate the operational characteristics of the signal. The following table lists the I/O codes used in the signal description tables.

Table 15-1. Signal Type Codes

Code	Definition
Α	Analog
DIFF I/O	Bidirectional Differential Input/Output
DIFF IN	Differential Input
DIFF OUT	Differential Output
1/0	Bidirectional Input/Output
1	Input
0	Output
OD	Open Drain Output
I/OD	Bidirectional Input / Open Drain Output
Р	Power

15.2 Routing Guideline Format

The routing guidelines have the following format to specify how a signal should be routed.

- ▶ Breakout traces are traces routed from BGA ball either to a point beyond the ball array, or to another layer where full normal spacing guidelines can be met. Breakout trace delay limited to 500 mils (1/1000 of an inch) unless otherwise specified.
- After breakout, signal should be routed according to specified impedance for differential, single-ended, or both (for example: HDMI). Trace spacing to other signals also specified.
- Follow max and min trace delays where specified. Trace delays are typically shown in "mm" (millimeter) or "in" (inch) or in terms of signal delay in "ps" (pico-seconds) or both.
 - For differential signals, trace spacing to other signals must be larger of specified × dielectric height or inter-pair spacing.
 - Spacing to other signals/pairs cannot be smaller than spacing between complementary signals (intra-pair).
 - Total trace delay depends on signal velocity which is different between outer (microstrip) and inner (stripline) layers of a PCB.

15.3 Signal Routing Conventions

Throughout this design guide, the following signal routing conventions are used:

- SE Impedance (/ Diff Impedance) at x Dielectric Height Spacing
 - SE impedance of trace (along with diff impedance for diff pairs) is achieved by spacing requirement. Spacing is multiple of dielectric height. Dielectric height is typically different for microstrip and stripline. Note: 1 mil = 1/1000th of an inch.



Note: Trace spacing requirement applies to SE traces or differential pairs to other SE traces or differential pairs. It does not apply to traces making up a differential pair. For this case, spacing/trace widths are chosen to meet differential impedance requirement.

15.4 General Routing Guidelines

Pay close attention when routing high speed interfaces, such as HDMI/DP, USB 3.0, PCIe or DSI/CSI. Each of these interfaces has strict routing rules for the trace impedance, width, spacing, total delay, and delay/flight time matching. The following guidelines provide an overview of the routing guidelines and notations used in this design guide.

Controlled Impedance

Each interface has different trace impedance requirements and spacing to other traces. It is up to designer to calculate trace width and spacing required to achieve specified SE and Diff impedances. Unless otherwise noted, trace impedance values are $\pm 15\%$.

Max Trace Lengths/Delays

Trace lengths/delays should include the carrier board PCB routing (where the Jetson Nano mating connector resides) and any additional routing on a Flex/ secondary PCB segment connected to main PCB. The max length/delay should be from Jetson Nano to the actual connector (i.e. USB, HDMI, etc.) or device (i.e. onboard USB device, Display driver IC, camera imager IC, etc.)

Trace Delay/Flight Time Matching


Signal flight time is the time it takes for a signal to propagate from one end (driver) to other end (receiver). One way to get same flight time for signal within signal group is to match trace lengths within specified delay in the signal group.

- Total trace delay = Carrier PCB trace delay only. Do not exceed maximum trace delay specified.
- For six layers or more, it is recommended to match trace delays based on flight time of signals. For example, outer-layer signal velocity could be 150psi (ps/inch) and inner-layer 180psi. If one signal is routed 10 inches on outer layer and second signal is routed 10 inches in inner layer, difference in flight time between two signals will be 300ps! That is a big difference if required matching is 15ps (trace delay matching). To fix this, inner trace needs to be 1.7 inches shorter or outer trace needs to be 2 inches longer.
- In this design guide, terms such as intra-pair and inter-pair are used when describing differential pair delays. Intra-pair refers to matching traces within differential pair (for example, true to complement trace matching). Inter-pair matching refers to matching differential pairs average delays to other differential pair average delays.

15.5 General PCB Routing Guidelines

For GSSG stack-up to minimize crosstalk, signal should be routed in such a way that they are not on top of each other in two routing layers (see Figure 15-1).

Figure 15-1. GSSG Stack-Up



Do not route other signals or power traces/areas directly under or over critical high-speed interface signals.



Note: The requirements detailed in the interface signal routing requirements tables must be met for all interfaces implemented or proper operation cannot be guaranteed.

15.6 Common High-Speed Interface Requirements

Table 15-2 provides the common high-speed interface requirements.

Table 15-2. Common High-Speed Interface Requirements

Parameter	Requirement	Units	Notes	
Common-mode Choke (Not recommer	nded – only used it	f absolutely requir	ed for EMI i	ssues)
Preferred device				Type: TDK ACM2012D-900-2P. Only if needed. Place near connector. See Figure 15-2
Location - Max distance from to adjacent discontinuities – ex, connector, AC cap)		8 (53)	mm (ps)	TDK ACM2012D-900-2P See Figure 15-2
Common-mode impedance @ 100MHz	Min/Max	65/90	Ω	
Max Rdc		0.3	Ω	
Differential TDR impedance		90	Ω	@T _R -200ps (10%-90%)
Min Sdd21 @ 2.5GHz		2.22	dB	
Max Scc21 @ 2.5GHz		19.2	dB	
Serpentine				
Min bend angle		135	deg (a)	S1 must be taken care in order to consider Xtalk
Dimension	Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	to adjacent pair. See Figure 15-3
General				
Routing over Voids	Routing over voids not allowed except void around device ball/pin the signal is routed to.			
Noise Coupling	Keep critical high-speed traces away from other signal traces or unrelated power traces/areas or power supply components			

The following figures are the common high-speed interface signal routing requirements figures.

Figure 15-2. Common Mode Choke





Figure 15-3. Serpentine



Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

Unless specifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA'S aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

VESA DisplayPort

DisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables are trademarks owned by the Video Electronics Standards Association in the United States and other countries.

нрмі

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

ARM

ARM, AMBA and ARM Powered are registered trademarks of ARM Limited. Cortex, MPCore and Mali are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB.

Trademarks

NVIDIA, the NVIDIA logo, Jetson Nano, and Tegra are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2019, 2020 NVIDIA Corporation. All rights reserved.

