

March 1995 Revised February 2005

74LCX125

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

General Description

The LCX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

The 74LCX125 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- \blacksquare 2.3V–3.6V $\rm V_{CC}$ specifications provided
- \blacksquare 6.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance:

Human body model > 2000V

Machine model > 100V

■ Leadless Pb-Free DQFN package

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to $V_{\mbox{\footnotesize CC}}$ through a pull-up resistor: the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LCX125MX_NL (Note 3)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LCX125SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX125BQX (Note 2)	MLP014A	Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm
74LCX125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LCX125MTCX_NL (Note 3)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 2: DQFN package available in Tape and Reel only.

Note 3: "_NL" indicates Pb-Free package (per JEDED J-STD-020B). Device available in Tape and Reel only.


Logic Symbol

Connection Diagrams

IEEE/IEC

Α₀ **>** 1 ŌE₀-ŌE₁ $\overline{\text{OE}}_2$ - A_3 $\overline{\text{OE}}_3$


Pin Assignments for SOIC, SOP, and TSSOP



Pin Descriptions

Pin Names	Description
A _n	Inputs
ŌE _n	Output Enable Inputs
On	Outputs

Pad Assignments for DQFN



(Top View)

Truth Table

Inpu	ıts	Output
ΘE _n	A_n	O _n
L	L	L
L	Н	Н
Н	Χ	Z

Z = High Impedance X = Immaterial

Absolute Maximum Ratings(Note 4)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to V _{CC} + 0.5	Output in HIGH or LOW State (Note 5)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	IIIA
Io	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 6)

Symbol	Parameter	Parameter			
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24.0	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12.0	mA
		$V_{CC} = 2.3V - 2.7V$		±8.0	
T _A	Free-Air Operating Temperature		-40.0	85.0	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10.0	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Unused inputs or I/Os must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°C	to +85°C	Units
•	i didiletei	Conditions	(V)	Min	Max	Ullits
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		ľ
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	ľ
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		Ì
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		İ
		I _{OH} = -24 mA	3.0	2.2		Ì
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 - 3.6		0.2	
		$I_{OL} = 8mA$	2.3		0.6	İ
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	Ĭ
		I _{OL} = 24 mA	3.0		0.55	İ
ı	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.3 - 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \leq V_O \leq 5.5V$	2.3 - 3.6		±E.0	
		$V_I = V_{IH}$ or V_{IL}	2.3 - 3.0		±5.0	μА
OFF	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10.0	μА

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units
Cymbol	i arameter	Conditions	(V)	Min	Max	Onito
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 3.6		10.0	цА
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 7)}$	2.3 – 3.6		±10.0	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} -0.6V	2.3 - 3.6		500	μΑ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$						
0	Parameter	veter		• • • • • • • • • • • • • • • • • • • •		V_{CC} = 2.5V \pm 0.2V C_L = 30 pF		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.5	6.0	1.5	6.5	1.5	7.2	
t _{PLH}		1.5	6.0	1.5	6.5	1.5	7.2	ns
t _{PZL}	Output Enable Time	1.5	7.0	1.5	8.0	1.5	9.1	no
t_{PZH}		1.5	7.0	1.5	8.0	1.5	9.1	ns
t _{PLZ}	Output Disable Time	1.5	6.0	1.5	7.0	1.5	7.2	ns
t_{PHZ}		1.5	6.0	1.5	7.0	1.5	7.2	115
t _{OSHL}	Output to Output Skew (Note 8)		1.0					no
t _{OSLH}			1.0					ns

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L = 50 pF, V _{IH} = 3.3V, V _{IL} = 0V	3.3	0.8	.,
	, , , , , , , , , , , , , , , , , , , ,	C _L = 30 pF, V _{IH} = 2.5V, V _{IL} = 0V	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	v

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V _{CC} = Open, V _I = 0V or V _{CC}	7.0	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8.0	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$	25.0	pF

AC Loading and Waveforms Generic for LCX Family







FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 ± 0.3V V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V
t_{PZH},t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions






3-STATE Output High Enable and Disable Times for Logic



3-STATE Output Low Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic





FIGURE 2. Waveforms (Input Pulse Characteristics; f = 1MHz, $t_r = t_f = 3ns$)

Symbol	V _{cc}				
Cymbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V		
V _{mi}	1.5V	1.5V	V _{CC} /2		
V_{mo}	1.5V	1.5V	V _{CC} /2		
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V		
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V		




Tape and Reel Specification

Tape Format for DQFN

	Tape Tormat for Da	Tolliation Datin										
Package		Tape	Number	Cavity	Cover Tape							
	Designator	Section	Cavities	Status	Status							
		Leader (Start End)	125 (typ)	Empty	Sealed							
	BQX	Carrier	2500/3000	Filled	Sealed							
		Trailer (Hub End)	75 (typ)	Empty	Sealed							


TAPE DIMENSIONS inches (millimeters)



- NOTES: unless otherwise specified
- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.


- 2. Smallest allowable bending radius.
 3. Thru hole inside cavity is centered within cavity.
 4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded.


REEL DIMENSIONS inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	7.008	0.488	0.724
	(330)	(1.50)	(13.00)	(20.20)	(178)	(12.4)	(18.4)


Physical Dimensions inches (millimeters) unless otherwise noted








14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994


MLP014ArevA


Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm Package Number MLP014A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
- AND TIE BAR EXTRUSIONS

 D. DIMENSIONING AND TOLERANCES PER ANSI
 Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com