

FPGAC

BANK 2

IO\_L1P\_CCLK\_2 R15 Backup.GPIO0  
IO\_L1N\_M0\_CMPMISO\_2 T15 Backup.GPIO1  
IO\_L2P\_CMPCLK\_2 U16 Backup.GPIO2  
IO\_L2N\_CMPMISO\_2 V16 Backup.GPIO3  
IO\_L3P\_D0\_DIN\_MISO\_MISO1\_2 R13  
IO\_L3N\_MOSI\_CSI\_B\_MISO0\_2 T13 FPGA.CLK\_SIG  
IO\_L5P\_2 U15 SPI.backup\_TX  
IO\_L5N\_2 T14 SPI.backup\_RX  
IO\_L12P\_D1\_MISO2\_2 V14 SPI.backup\_CLK  
IO\_L12N\_D2\_MISO3\_2 N12  
IO\_L13P\_M1\_2 P12 FPGA.Ren  
IO\_L13N\_D10\_2 U13 FPGA.WEn  
IO\_L14P\_D11\_2 V13 FPGA.CS0  
IO\_L14N\_D12\_2 M11 FPGA.CS1  
IO\_L15P\_2 N11  
IO\_L15N\_2 R11 FPGA.A25  
IO\_L16P\_2 T11 FPGA.A24  
IO\_L16N\_VREF\_2 U12 FPGA.A23  
IO\_L19P\_2 V12 FPGA.A22  
IO\_L19N\_2 N10 FPGA.A21  
IO\_L20P\_2 P11 FPGA.A20  
IO\_L20N\_2 M10 FPGA.A19  
IO\_L22P\_2 N9 FPGA.A18  
IO\_L22N\_2 U11 FPGA.A17  
IO\_L23P\_2 V11 FPGA.A16  
IO\_L23N\_2 R10 FPGA.A15  
IO\_L29P\_GCLK3\_2 T10 FPGA.A14  
IO\_L29N\_GCLK2\_2 U10 FPGA.A13  
IO\_L30P\_GCLK1\_D13\_2 V10 FPGA.A12  
IO\_L30N\_GCLK0\_USERCCLK\_2 R8 FPGA.A11  
IO\_L31P\_GCLK31\_D14\_2 T8 FPGA.A10  
IO\_L31N\_GCLK30\_D15\_2 U9 FPGA.A09  
IO\_L32P\_GCLK29\_2 V9 FPGA.A08  
IO\_L32N\_GCLK28\_2 M8 FPGA.A07  
IO\_L40P\_2 N8 FPGA.A06  
IO\_L40N\_2 U8 FPGA.A05  
IO\_L41P\_2 V8 FPGA.A04  
IO\_L41N\_VREF\_2 U7 FPGA.A03  
IO\_L43P\_2 V7 FPGA.A02  
IO\_L43N\_2 N7 FPGA.A01  
IO\_L44P\_2 P8 FPGA.A00  
IO\_L44N\_2 T6  
IO\_L45P\_2 V6 FPGA.AD15  
IO\_L45N\_2 R7 FPGA.AD14  
IO\_L46P\_2 T7 FPGA.AD13  
IO\_L46N\_2 N6 FPGA.AD12  
IO\_L47P\_2 P7 FPGA.AD11  
IO\_L47N\_2 R5 FPGA.AD10  
IO\_L48P\_D7\_2 T5 FPGA.AD09  
IO\_L48N\_RDWR\_B\_VREF\_2 U5 FPGA.AD08  
IO\_L49P\_D3\_2 V5 FPGA.AD07  
IO\_L49N\_D4\_2 R3 FPGA.AD06  
IO\_L62P\_D5\_2 T3 FPGA.AD05  
IO\_L62N\_D6\_2 T4 FPGA.AD04  
IO\_L63P\_2 V4 FPGA.AD03  
IO\_L63N\_2 N5 FPGA.AD02  
IO\_L64P\_D8\_2 P6 FPGA.AD01  
IO\_L64N\_D9\_2 U3 FPGA.AD00  
IO\_L65P\_INIT\_B\_2 V3  
IO\_L65N\_CSO\_B\_2

XC6SLX45-2CSG324I

SPI  
• backup\_TX  
• backup\_RX  
• backup\_CLK  
• backup\_CS

SPI

SPI

FPGA CLK\_JMP

FPGA.CLK SIG

Header 2

CLK

EBI address			
FPGA.Ren	1	2	REn
FPGA.WEn	3	4	WEn
FPGA.CS0	5	6	CS0
FPGA.CS1	7	8	CS1
FPGA.A25	9	10	A25
FPGA.A24	11	12	A24
FPGA.A23	13	14	A23
FPGA.A22	15	16	A22
FPGA.A21	17	18	A21
FPGA.A20	19	20	A20
FPGA.A19	21	22	A19
FPGA.A18	23	24	A18
FPGA.A17	25	26	A17
FPGA.A16	27	28	A16
FPGA.A15	29	30	A15
FPGA.A14	31	32	A14
FPGA.A13	33	34	A13
FPGA.A12	35	36	A12
FPGA.A11	37	38	A11
FPGA.A10	39	40	A10
FPGA.A09	41	42	A9
FPGA.A08	43	44	A8
FPGA.A07	45	46	A7
FPGA.A06	47	48	A6
FPGA.A05	49	50	A5
FPGA.A04	51	52	A4
FPGA.A03	53	54	A3
FPGA.A02	55	56	A2
FPGA.A01	57	58	A1
FPGA.A00	59	60	A0

Backup header for EBI adr

EBI DATA			
FPGA.AD15	1	2	DATA15
FPGA.AD14	3	4	DATA14
FPGA.AD13	5	6	DATA13
FPGA.AD12	7	8	DATA12
FPGA.AD11	9	10	DATA11
FPGA.AD10	11	12	DATA10
FPGA.AD09	13	14	DATA9
FPGA.AD08	15	16	DATA8
FPGA.AD07	17	18	DATA7
FPGA.AD06	19	20	DATA6
FPGA.AD05	21	22	DATA5
FPGA.AD04	23	24	DATA4
FPGA.AD03	25	26	DATA3
FPGA.AD02	27	28	DATA2
FPGA.AD01	29	30	DATA1
FPGA.AD00	31	32	DATA0

Backup header for EBI Data

Title		
Size	Number	Revision
A		
Date:	11/4/2014	Sheet of
File:	C:\Users\...\FPGA IO 3.SchDoc	Drawn By: