

From: Frontend

Backend: HLS

Analysis & low-level optimization

Allocation

Scheduling

Binding

Template
based
synthesis

Modules (RTL IR)

System (RTL IR)

Verilog and Testbench

To: Chip Design