

NOT RECOMMENDED FOR NEW DESIGNS T-37-21



PN Unijunction Transistors
Silicon Unijunction Transistors

... designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits. These devices feature:

- Low Peak Point Current — 1 μ A Typical
- Low Emitter Reverse Current — 5 nA Typical
- Passivated Surface for Reliability and Uniformity
- One-Piece Injection-Molded Unibloc[®] Plastic Package for Economy and Reliability
- High η for greater bandwidth

2N4870
2N4871

PN UJT's



CASE 29-04
(TO-226AA)
STYLE 9

MAXIMUM RATINGS ($T_A = 25^\circ$ unless otherwise noted.)

Rating	Symbol	Value	Unit
RMS Power Dissipation, Note 1	P_D	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current, Note 2	i_e	1.5	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage, Note 3	V_{B2B1}	35	Volts
Operating Junction Temperature Range	T_J	-55 to +125	$^\circ$ C
Storage Temperature Range	T_{stg}	-55 to +150	$^\circ$ C

Notes: 1. Derate 3 mW/ $^\circ$ C increase in ambient temperature.
2. Duty cycle $\leq$ 1%, PRR = 10 PPS (see Figure 5).
3. Based upon power dissipation at $T_A = 25^\circ$ C.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Fig. No.	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio, Note 1 ($V_{B2B1} = 10\text{ V}$)	4, 7	η	0.56 0.70	—	0.75 0.85	—
Interbase Resistance ($V_{B2B1} = 3\text{ V}$, $I_E = 0$)	10, 11	R_{BB}	4	6	9.1	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3\text{ V}$, $I_E = 0$, $T_A = -65$ to $+125^\circ\text{C}$)	11	αR_{BB}	0.10	—	0.90	%/°C
Emitter Saturation Voltage, Note 2 ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)		$V_{EB1}(\text{sat})$	—	2.5	—	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)		$I_{B2}(\text{mod})$	—	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$)	6	I_{EB20}	—	0.005	1	μA
Peak-Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	8, 9	I_P	—	1	5	μA
Valley-Point Current, Note 2 ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ ohms}$)	12, 13	I_V	2 4	5 7	—	mA
Base-One Peak Pulse Voltage	2N4870 2N4871	V_{OB1}	3 5	6 8	—	Volts

Notes: 1. η , Intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_P , by means of the equation: $V_P = \eta V_{B2B1} + V_F$, where V_F is about 0.49 volt at 25°C α $I_F = 10\text{ }\mu\text{A}$ and decreases with temperature at about $2.5\text{ mV}/^\circ\text{C}$. The test circuit is shown in Figure 4. Components R_1 , C_1 , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D_1 compensates for V_F . To use, the "cal" button is pushed, and R_3 is adjusted to make the current meter, M_1 , read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.

2. Use pulse techniques: $PW \approx 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$ to avoid internal heating, which may result in erroneous readings.



FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE





FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES



T-37-21





FIGURE 3 — V_{OB1} TEST CIRCUITFIGURE 4 — η TEST CIRCUIT

FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM



TYPICAL CHARACTERISTICS

FIGURE 6 — EMITTER REVERSE CURRENT





FIGURE 7 — INTRINSIC STANDOFF RATIO



2N4870 • 2N4871

T-37-21

PEAK POINT CURRENT

FIGURE 8 — EFFECT OF VOLTAGE





FIGURE 9 — EFFECT OF TEMPERATURE



INTERBASE RESISTANCE

FIGURE 10 — EFFECT OF VOLTAGE





FIGURE 11 — EFFECT OF TEMPERATURE



TYPICAL CHARACTERISTICS

VALLEY CURRENT

FIGURE 12 — EFFECT OF VOLTAGE





FIGURE 13 — EFFECT OF TEMPERATURE



2N4870 • 2N4871

VALLEY VOLTAGE

T-37-21

FIGURE 14 — EFFECT OF VOLTAGE




FIGURE 15 — EFFECT OF TEMPERATURE






FIGURE 16 — OUTPUT VOLTAGE



Package Outline Dimensions

Dimensions are in inches unless otherwise noted.

CASE 22-03 TO-18 (TO-206AA) METAL



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.406	0.533	0.016	0.021
E	0.406	0.762	—	0.030
F	0.406	0.483	0.016	0.019
G	2.54 BSC		0.100 BSC	
H	0.914	1.17	0.036	0.046
J	0.711	1.22	0.028	0.048
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° BSC		45° BSC	
N	1.27 BSC		0.050 BSC	
P	—	1.27	—	0.050

All JEDEC notes and dimensions apply.

CASE 22 STYLES

STYLE 1:
PIN 1: EMITTER
2: BASE
3: COLLECTOR

STYLE 2:
PIN 1: SOURCE, SUBSTRATE
AND CASE
2: GATE
3: DRAIN

STYLE 3:
PIN 1: SOURCE
2: DRAIN
3: GATE

STYLE 4:
PIN 1: SOURCE
2: DRAIN
3: GATE & CASE

STYLE 5:
PIN 1: EMITTER
2: BASE 1
3: BASE 2

STYLE 6:
PIN 1: CATHODE
2: GATE
3: ANODE

STYLE 7:
PIN 1: ANODE
2: BASE
3: CATHODE

STYLE 8:
PIN 1: GATE
2: ANODE 1
3: ANODE 2

STYLE 9:
PIN 1: ANODE 2
2: ANODE 1
3: GATE
(CONNECTED TO CASE)

STYLE 10:
PIN 1: BASE
2: EMITTER
3: BASE

STYLE 11:
PIN 1: DRAIN
2: GATE
3: SOURCE, SUBSTRATE

STYLE 12:
PIN 1: SOURCE
2: GATE
3: DRAIN (CASE)




STYLE 13:
PIN 1: ANODE
2: GATE
3: CATHODE


STYLE 14:
PIN 1: ANODE
2: OPEN
3: CATHODE

CASE 29-03 (TO-226E) TO-92 1-WATT PLASTIC

- NOTES:
1. DIMENSIONS A- AND B- ARE DATUMS.
2. -T- IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR LEADS:
 $\pm 0.10 (0.004) \text{ (T A B)}$
4. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5, 1982.
5. CONTROLLING DIM: INCH.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.37	7.87	0.290	0.310
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.46	0.61	0.018	0.024
E	1.27 BSC		0.050 BSC	
F	2.54 BSC		0.100 BSC	
G	12.70	—	0.500	—
H	2.03	2.92	0.080	0.115
J	3.43	—	0.135	—
K	0.46	0.61	0.018	0.024



CASE 29-04 (TO-226AA) TO-92 PLASTIC

- NOTES:
1. CONTOUR OF PACKAGE BEYOND ZONE "P" IS
UNCONTROLLED.
2. DIM "F" APPLIES BETWEEN "H" AND "L". DIM
"D" & "S" APPLIES BETWEEN "L" & 12.70mm
(0.51") FROM SEATING PLANE. LEAD DIM IS
UNCONTROLLED IN "H" & BEYOND 12.70mm
(0.51") FROM SEATING PLANE.
3. CONTROLLING DIM: INCH.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.45	5.20	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.55	0.016	0.022
E	0.41	0.48	0.016	0.019
F	1.15	1.39	0.045	0.055
G	—	2.54	—	0.100
H	2.42	2.66	0.095	0.105
J	12.70	—	0.500	—
K	6.35	—	0.250	—
L	2.04	2.66	0.080	0.105
M	2.93	—	0.115	—
N	3.43	—	0.135	—
S	0.39	0.50	0.015	0.020



CASE 29 STYLES

STYLE 1:
PIN 1: EMITTER
2: BASE
3: COLLECTOR

STYLE 2:
PIN 1: BASE
2: EMITTER
3: COLLECTOR

STYLE 3:
PIN 1: ANODE
2: ANODE
3: CATHODE

STYLE 4:
PIN 1: CATHODE
2: CATHODE
3: ANODE

STYLE 5:
PIN 1: DRAIN
2: SOURCE
3: GATE

STYLE 6:
PIN 1: GATE
2: SOURCE AND SUBSTRATE
3: DRAIN

STYLE 7:
PIN 1: SOURCE
2: DRAIN
3: GATE

STYLE 8:
PIN 1: DRAIN
2: GATE
3: SOURCE AND SUBSTRATE

STYLE 9:
PIN 1: BASE 1
2: EMITTER
3: BASE 2

STYLE 10:
PIN 1: CATHODE
2: GATE
3: ANODE

STYLE 11:
PIN 1: ANODE
2: CATHODE AND ANODE
3: CATHODE

STYLE 12:
PIN 1: MAIN TERMINAL 1
2: GATE
3: MAIN TERMINAL 2

STYLE 13:
PIN 1: ANODE 1
2: GATE
3: CATHODE 2

STYLE 14:
PIN 1: EMITTER
2: COLLECTOR
3: BASE

STYLE 15:
PIN 1: ANODE 1
2: CATHODE
3: ANODE 2

STYLE 16:
PIN 1: ANODE
2: GATE
3: CATHODE

STYLE 17:
PIN 1: COLLECTOR
2: BASE
3: EMITTER

STYLE 18:
PIN 1: ANODE
2: CATHODE
3: NOT CONNECTED

STYLE 19:
PIN 1: GATE
2: ANODE
3: CATHODE

STYLE 20:
PIN 1: NOT CONNECTED
2: CATHODE
3: ANODE

STYLE 21:
PIN 1: COLLECTOR
2: EMITTER
3: BASE

STYLE 22:
PIN 1: SOURCE
2: GATE
3: DRAIN

STYLE 23:
PIN 1: GATE
2: SOURCE
3: DRAIN

STYLE 24:
PIN 1: EMITTER
2: COLLECTOR/ANODE
3: CATHODE

STYLE 25:
PIN 1: MT 1
2: GATE
3: MT 2

STYLE 26:
PIN 1: V_{CC}
2: GROUND 2
3: OUTPUT

STYLE 27:
PIN 1: MT
2: SUBSTRATE
3: MT

STYLE 28:
PIN 1: CATHODE
2: ANODE
3: GATE

STYLE 29:
PIN 1: NOT CONNECTED
2: ANODE
3: CATHODE

STYLE 30:
PIN 1: DRAIN
2: GATE
3: SOURCE


STYLE 31:
PIN 1: GATE
2: DRAIN
3: SOURCE

STYLE 32:
PIN 1: BASE
2: COLLECTOR
3: EMITTER

STYLE 33:
PIN 1: RETURN
2: INPUT
3: OUTPUT



CASE 51-02



- NOTES:
1. PACKAGE CONTOUR OPTIONAL WITHIN DIA B
AND LENGTH A. HEAT SLUGS, IF ANY, SHALL BE
INCLUDED WITHIN THIS CYLINDER, BUT SHALL
NOT BE SUBJECT TO THE MIN LIMIT OF DIA B.
2. LEAD DIA NOT CONTROLLED IN ZONES P, TO
ALLOW FOR FLASH, LEAD FINISH BUILDUP,
AND MINOR IRREGULARITIES OTHER THAN
HEAT SLUGS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.84	7.62	0.230	0.300
B	2.16	2.72	0.085	0.107
D	0.46	0.56	0.018	0.022
F	—	1.27	—	0.050
K	25.40	38.10	1.000	1.500

All JEDEC dimensions and notes apply