Dominic Myerchin

EE 271 Lab 8:

Market and Usability Analysis:

Ergonomics: The design is incredibly easy to use and understand. However, some of the display and audio elements could be extended. For instance, right now there are only 2 audio sources, one plays for each ear (Left ear gets bass drum, Right ear gets cymbal), also would be nice to display which beats have notes that play on them.

Suitability: The design is fun and simplistic, but very barebones. Unlike other drum sequencers there are no volume, tempo, or sound controls. However for the purpose of grooving out to a basic 8 bar rhythm, it works great.

Cost: The design is much more costly than our previous labs (The size calculated using the Resource Utilization page was ~522 ALUTs and ~382 Logic registers) However, more than %50 of the logic & ALUT size is compromised of the audio driver. The size of my code was 396 which is very low for an audio processing device. (Though it could definitely be lowered)

<-Filter>>								
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Nam
1	✓ DE1_SoC	528 (1)	385 (0)	6144	0	75	0	DE1_SoC
1	> audio_driver:setup	293 (3)	215 (3)	6144	0	0	0	DE1_SoC audio_driver:
2	light_controller:comb_5	14 (14)	0 (0)	0	0	0	0	DE1_SoC lighroller:co
3	note_player:play1	74 (74)	65 (65)	0	0	0	0	DE1_SoC note_player:p
4	note_player:play2	40 (40)	1 (1)	0	0	0	0	DE1_SoC note_player:p
5	note_register:render1	1 (1)	8 (8)	0	0	0	0	DE1_SoC noteister:rei
6	note_register:render2	1 (1)	8 (8)	0	0	0	0	DE1_SoC noteister:rer
7	saw_wav:sound2	63 (63)	55 (55)	0	0	0	0	DE1_SoC saw_wav:sour
8	sqr wav:sound1	41 (41)	33 (33)	0	0	0	0	DE1 SoC sqr wav:sour

Other considerations:

- Health & safety: The output volume levels have not been measured; prolonged use of the drum sequencer may result in hearing damage.
- Social: Headphone use recommended as to not drive the people around you insane

User Manual:

<u>Capabilities:</u> This 120-bpm drum sequencer has 2 programmable sounds that can be played at position in an 8-bar loop, as well as reset and mute functions. The drum sequencer will loop these 8 bars infinitely, displaying the current bar using LEDs 7-0 until the machine is shut off.

Program Notes: To program notes onto the sequencer, the user flips up the switches that correspond to each bar (For instance SW_0 = Bar_0, ..., SW_7 = Bar_7). Then to play the notes, the user can press KEY0 and it will play low bass notes on the switch position bars, or they can press KEY1 to play high notes on the switch positions. Once the button is pressed the SW positions are saved internally and will repeat forever until the sequencer is either reset, muted, mapped to new notes, or shut off.

Mute: To mute the sequencer the user can flip SW_8 up. Flip down to unmute.

Reset: To reset the machine the user must flip the switch up and then down

```
// Top-level module that defines the I/Os for the DE-1 SoC board
          // Top-level module that defines the I/Os for the DE-I Soc board

module DEL_Soc (CLOCK_SOL FPGA_IZC_SCLK, FPGA_IZC_SDAT, AUD_XCK, AUD_DACLRCK, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input LOCK_SOL;
input FPGA_IZC_SCLK;
input AUD_ACLBCK, AUD_DACLRCK, AUD_BCLK;
input AUD_DACLBCK, AUD_DACLRCK, AUD_BCLK;
input AUD_DACDAT;
output AUD_DACDAT;
output AUD_DACDAT;
output AUD_DACDAT;
output AUD_DACLBCK, adc_right, sqr;
logic [23:0] dac_left, dac_right;
logic advance;
logic [23:0] adc_left, adc_right;
logic [23:0] avv1, wav2;
integer beat;
input logic [3:0] KEY;
input logic [9:0] SW;
                 audio_driver setup(.CLOCK_50, .reset(SW[9]), .dac_left, .dac_right, .adc_left, .adc_right, .advance, .FPGA_I2C_SCLK, .FPGA_I2C_SDAT, .AUD_XCK, .AUI
                 sqr_wav sound1(.CLOCK_50, .reset(SW[9]), .out(wav1));
saw_wav sound2(.CLOCK_50, .reset(SW[9]), .out(wav2));
                \label{eq:note_register} $$ note_register render1(.CLOCK_50, .reset(SW[9]), .load(~KEY[0]), .SW(SW[7:0]), .notes(notes1)); \\ note_register render2(.CLOCK_50, .reset(SW[9]), .load(~KEY[1]), .SW(SW[7:0]), .notes(notes2)); \\ \end{tabular}
                note_player play1(.CLOCK_50, .reset(SW[9]), .SW(notes1), .mute(SW[8]), .aud_in(wav1), .aud_out(dac_left), .beat);
note_player play2(.CLOCK_50, .reset(SW[9]), .SW(notes2), .mute(SW[8]), .aud_in(wav2), .aud_out(dac_right));
                light_controller(.beat, .LEDR);
                // notePlayer\ test(.CLOCK\_50,\ .reset(SW[9]),\ .SW[7,0],\ .out(dac\_left))
                //saw\_wav \ sound2(.CLOCK\_50, \ .reset(SW[9]), \ .out(dac\_left)); \\
           assign HEXO = '1;
assign HEX1 = '1;
assign HEX2 = '1;
assign HEX3 = '1;
assign HEX4 = '1;
assign HEX5 = '1;
endmodule
                  dule wolfson_testbench ();
reg clock;
logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
logic [9:0] LEDR;
// IZC Audio/video config interface
wire FPGA_IZC_SCLK;
wire FPGA_IZC_SDAT;
// Audio data
logic [23:0] dac_left, dac_right, sqr;
logic [23:0] adc_left, adc_right;
logic advance;
logic [3:0] KEY;
logic [9:0] SW;
wire AUD_XCK, AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT;
// Set up the clock.
parameter CLOCK_PERIOD=20;
initial clock<=1;
always begin
module wolfson_testbench ();
                    always begin

#(CLOCK_PERIOD/2);

clock <= ~clock;
                   KEY[0] <= 0; repeat(1) @(posedge clock); // Test case 1: Key 0 pressed
KEY[0] <= 1; repeat(1) @(posedge clock);</pre>
                           SW[1] <= 1; repeat(25000000) @(posedge clock); // Test case 2: SW 1 flipped</pre>
                           KEY[0] <= 0; repeat(1) @(posedge clock); // Test case 3: Key 0 pressed
KEY[0] <= 1; repeat(25000000) @(posedge clock);</pre>
                           KEY[1] <= 0; repeat(1) @(posedge clock); // Test case 4: Key 0 pressed
KEY[1] <= 1; repeat(25000000) @(posedge clock);</pre>
                                       <= 1; repeat(10) @(posedge clock); // Test case 2: SW 2 flipped 
<= 1; repeat(10) @(posedge clock); // Test case 2: SW 4 flipped 
<= 1; repeat(20) @(posedge clock); // Test case 2: SW 6 flipped 
<= 1; repeat(25000000) @(posedge clock); // Test case 2: SW 8 f
                                                                                                                                              Test case 2: SW 8 flipped
                           $stop; // End the simulation.
            end end endmodule
```

```
module light_controller (beat, LEDR);
  output logic [9:0] LEDR;
  input integer beat;
  23456789
                   integer counter
                   // State variables
enum { low, high } ps, ns;
                   // Next State logid
                  // Next State logid
always_comb begin
case (beat)
0: LEDR = 10'b0000000001;
1: LEDR = 10'b0000000010;
2: LEDR = 10'b000000100;
3: LEDR = 10'b000001000;
4: LEDR = 10'b0000100000;
5: LEDR = 10'b00001000000;
6: LEDR = 10'b0010000000;
7: LEDR = 10'b00100000000;
default: LEDR = 10'b0000000000000; // or some other default value
endcase
        12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
                   endcase
                   end
            endmodule
           module light_controller_testbench();
  logic [9:0] LEDR;
  integer beat;
                   light_controller dut (.beat, .LEDR);
                   // Test the design.
integer i;
initial begin
34
35
36
37
38
         #10; (i=0; i<8; i++) begin beat <= i; #10;
         39
40
                         beat <= 0; #30;
41
                         $stop; // End the simulation.
42
43
                   end
44
45
            endmodule
```

```
| module note_player (CLOCK_50, reset, Sw, mute, aud_in, aud_out, beat);
| content of the conten
```

```
module sqr_wav (CLOCK_50, reset, out);
output logic [23:0] out;
input logic CLOCK_50, reset;
integer counter;
// State variables
enum { low, high } ps, ns;
                enum { low, high } ps, ns;

// Next State logic
always_comb begin
case (ps)
  low: if (counter == 50000)
      ns = high;
  else ns = low;
  high: if (counter == 50000)
      ns = low;
  else ns = high;
endcase
end
                 end

// DFFs
ff @(posedge CLOCK_50) begin
if (reset) begin
ps <= low;
end
else begin
if (ns != ps) begin
counter <= 0;
ps <= ns;
end
else
counter+;
end
             module sqr_wav_testbench();
  logic CLOCK_50, reset;
  logic [23:0] out;
45
46
47
48
49
50
51
52
53
54
55
60
61
62
63
64
66
67
68
                       sqr_wav dut (.CLOCK_50, .reset, .out);
                       // Set up a simulated clock.
parameter CLOCK_PERIOD=100;
initial begin
   CLOCK_50 <= 0;
   forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
           ⊟
                       // Test the design.
integer i;
initial begin
   @(posedge CLOCK_50);
   reset <= 1; repeat(1) @(posedge CLOCK_50); // Always reset FSMs at start
   reset <= 0; repeat(100000) @(posedge CLOCK_50);</pre>
           $stop; // End the simulation.
                       end
               endmodule
```