



**CY8C41xx, CY8C42xx**

# **Programming Specifications**

**Document No. 001-81799 Rev. \*C**

**March 4, 2014**

Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709  
Phone (USA): 800.858.1810  
Phone (Intl): 408.943.2600  
<http://www.cypress.com>

## License

© 2012-2014, Cypress Semiconductor Corporation. All rights reserved. This software, and associated documentation or materials (Materials) belong to Cypress Semiconductor Corporation (Cypress) and may be protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Unless otherwise specified in a separate license agreement between you and Cypress, you agree to treat Materials like any other copyrighted item.

You agree to treat Materials as confidential and will not disclose or use Materials without written authorization by Cypress. You agree to comply with any Nondisclosure Agreements between you and Cypress.

If Material includes items that may be subject to third party license, you agree to comply with such licenses.

## Copyrights

Copyright © 2012-2014 Cypress Semiconductor Corporation. All rights reserved.

PSoC® is a registered trademark and PSoC Creator™ is a trademark of Cypress Semiconductor Corporation (Cypress), along with Cypress® and Cypress Semiconductor™. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

The information in this document is subject to change without notice and should not be construed as a commitment by Cypress. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Cypress. Made in the U.S.A.

## Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

## Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress Data Sheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

# Contents



<b>1. Introduction .....</b>	<b>4</b>
1.1 Programmer .....	4
1.2 Introduction to CY8C42xx .....	5
<b>2. Required Data .....</b>	<b>6</b>
2.1 Hex File Origin .....	6
2.2 Nonvolatile Subsystem .....	6
2.3 Organization of the Hex File .....	7
<b>3. Communication Interface .....</b>	<b>9</b>
3.1 The Protocol Stack .....	9
3.2 SWD Interface .....	9
3.3 Hardware Access Commands .....	10
3.4 Pseudocode .....	11
3.5 Physical Layer .....	12
<b>4. Programming Algorithm .....</b>	<b>14</b>
4.1 High-Level Programming Flow .....	14
4.2 Subroutines used in Programming Flow .....	15
4.3 Step 1 – Acquire Chip .....	17
4.4 Step 2 – Check Silicon ID .....	20
4.5 Step 3 – Erase All Flash .....	21
4.6 Step 4 – Checksum Privileged .....	22
4.7 Step 5 – Program Flash .....	23
4.8 Step 6 – Verify Flash .....	25
4.9 Step 7 – Program Protection Settings .....	26
4.10 Step 8 – Verify Protection Settings .....	29
4.11 Step 9 – Verify Checksum .....	31
<b>Appendix A. Chip-Level Protection .....</b>	<b>33</b>
<b>Appendix B. Intel Hex File Format .....</b>	<b>35</b>
<b>Appendix C. Serial Wire Debug (SWD) Format .....</b>	<b>36</b>
<b>Appendix D. Timing Specifications of the SWD Interface .....</b>	<b>38</b>
<b>Appendix E. Electrical Specifications .....</b>	<b>39</b>


# 1. Introduction



This Programming Reference Manual gives the information necessary to program the nonvolatile memory of the CY8C42xx devices. It describes the communication protocol required for access by an external programmer, explains the programming algorithm, and gives electrical specifications of the physical connection. Although this document refers to CY8C42xx as a generic family, the programming algorithm described here is also compatible with all families mentioned in the title.

## 1.1 Programmer

A *programmer* is a hardware-software system that stores a binary program (hexadecimal file) in the silicon's program (flash) memory. The programmer is an essential component of the engineer's prototyping environment or an integral element of the manufacturing environment (mass programming). The high-level view of the development environment is illustrated in Figure 1-1.



In the manufacturing environment, the IDE block is absent because its main purpose is to produce a hex file.

As shown in Figure 1-1, the programmer performs three functions:

- Parses the hex file; extracts necessary information
- Interfaces with the silicon as a serial wire debug (SWD) master
- Implements the programming algorithm by translating the hex data into SWD signals

The structure of the programmer depends on its exploiting requirements. It can be software- or firmware-centric:

**Software-centric:** The programmer's hardware works as a bridge between the protocol (such as USB) and SWD. All SWD commands are passed to the hardware through the protocol from an external device (software). The bridge is not involved in the parsing of the hex file and programming algorithm—this is the task of the upper layer (software). Examples of such programmers are the Cypress MiniProg3 and TrueTouch Bridge.

**Firmware-centric:** This is an independent hardware design in which all the functions of the programmer are contained in one device, including storage for the hex file. Its main purpose is to be a mass programmer in manufacturing.

This document does not include the specific implementation of the programmer. It focuses mainly on data flow, algorithms, and physical interfacing. Specifically, it covers the following topics, which correspond to the three functions of the programmer:

- Data to be programmed
- Interface with the chip
- Algorithm used to program the target device

## 1.2 Introduction to CY8C42xx

The CY8C42xx family is based on ARM's Cortex-M0 processor core (48 MHz). This device family leverages the ARM debug interface for programming and debugging operations. It supports only SWD programming protocols; it does not support the JTAG interface.

The nonvolatile subsystem of the silicon consists of a flash memory system with a maximum of up to 32 Kb. The flash memory system stores your program and the silicon's protection information.

The part can be programmed after it is installed in the system by way of the SWD interface (in-system programming). The programming frequency ranges from 1.5 to 14.0 MHz.

This document focuses on the specific programming operations without referencing the silicon architecture. Many important topics are detailed in the Appendices. Most of the other material also appears in the [CY8C42xx Architecture Technical Reference Manual \(TRM\)](#).

The Appendices in this document are:

- Appendix A. Chip-Level Protection
- Appendix B. Intel Hex File Format
- Appendix C. Serial Wire Debug (SWD) Format
- Appendix D. Timing specifications of the SWD Interface
- Appendix E. Electrical Specifications

## Document Revision History

Document Title: CY8C41xx, CY8C42xx Programming Specifications

Document Number: 001-81799

Revision	Issue Date	Origin of Change	Description of Change
**	08/28/2012	ANDI/LIRA	New specification
*A	03/13/2013	LIRA	Added CY8C41xx device family
*B	07/31/2013	LIRA	Updated Figure 4-3. Updated Pseudocode – Step 1. Acquire Chip.
*C	03/03/2014	LIRA	Corrected links to chapters in the table of contents.

## 2. Required Data



This chapter describes the information that the programmer must extract from the hex file to program the CY8C42xx silicon.

### 2.1 Hex File Origin

Customers will use PSoC Creator to develop their projects. After development is completed, the nonvolatile configuration of the silicon is saved in the file. Only three records in this file actually target the flash memory:

- User's program (code)
- Flash rows protection
- Chip-level protection


Other records are auxiliary and are used to keep the integrity of the programming flow.

### 2.2 Nonvolatile Subsystem

The flash memory is organized into one macro of either 16 KB or 32 KB. There can be up to 256 rows in the macro. Each row consists of 128 bytes. The programming granularity is one row at a time.

In addition to the users' rows, the flash macro contains supervisory rows. These rows store flash-level protection and chip-level protection. [Figure 2-1](#) shows the flash organization and how it maps to the CPU's memory space.

Figure 2-1. Nonvolatile Subsystem



The possible capacity of flash memory in the CY8C42xx silicon can be 16 or 32 KB. For example, a silicon with 32 KB contains only one flash macro with 256 rows, and a silicon with 16 KB has one macro with 128 rows.

The maximum number of rows is taken into account during programming and it depends only on the part's flash size. The formulae are as follows:

$$L = 128 - \text{row size in bytes}$$

$$N = \frac{\text{FlashSize}}{L} - \text{total number of rows}$$

$$K = \left\lceil \frac{N}{256} \right\rceil - \text{total number of macros}$$

The flash memory is mapped directly to the CPU's address space starting from 0x00000000. Therefore, the firmware or external programmer can read its content directly from the given address.

The flash row-level protection is a feature to write-protect the user's flash with a granularity of one row. The row-level protection settings prevent rows from being written but do not prevent a row's data from being read.

Each user's row in the macro is associated with one protection bit. For this reason, the maximum number of protection bits for each macro is 256. The corresponding number of bytes per macro is calculated as follows:

$$ProtectionSize = \frac{256}{8} = 32 \text{ - bytes per macro.}$$

A bit value of 0 means that the row is unprotected and a value of 1 means the row is protected.

The last type of nonvolatile information in flash is chip-level protection. This consists of one byte that restricts access to the chip's resources (register, SRAM, and flash) by an external programmer or debugger. For example, in the Protected mode, the programmer cannot read or write either flash or SRAM; in the Kill mode, the SWD interface is locked in silicon and the chip cannot be reprogrammed. The chip-level protection setting is programmed along with row-level protection into the supervisory row of "macro" (see [Figure 2-1 on page 6](#)). Its offset in the supervisory row is 0x7F. For more information about chip-level protection, see [Appendix A: Chip-Level Protection on page 33](#).

## 2.3 Organization of the Hex File


The hexadecimal (hex) file is a medium to describe the non-volatile configuration of the project. It is the data source for the programmer.

The hex file for the CY8C42xx family follows the Intel Hex File format. Intel's specification is generic and defines only some types of records that can make up the hex file. The specification allows customizing the format for any possible silicon architecture. The functional meaning of the records is defined by the silicon vendor and typically varies for different chip families. See [Appendix B: Intel Hex File Format on page 35](#) for details of the Intel Hex File format.

The CY8C42xx family defines five types of data sections in the hex file: user flash, checksum, flash protection, meta-data, and chip-level protection. See [Figure 2-2](#) to determine the allocation of these sections in the address space of the Intel hex file.

The address space of the hex file does not map on to the physical addresses of the CPU (other than the user's flash, which is an unintentional coincidence). The programmer uses hex addresses (see [Figure 2-2](#)) to read sections from the hex file into its local buffer. Later, this data is programmed (translated) into the corresponding addresses of the silicon.

Figure 2-2. Organization of Hex File for the CY8C42xx Family



**0x0000 0000 – User’s Flash** (32 KB max). This is the user’s program (code) that must be programmed. The size of this section matches the flash size of the target part. The programmer can either read all of this section at once or gradually by 128-byte blocks. The programming of the flash is carried out on the row on the basis of 128 bytes for each request.

**0x9030 0000 – Checksum** (2 bytes). This is the checksum of the entire user flash section—the arithmetical sum of every byte in the user’s flash. Only the two least significant bytes (LSB) of the result are saved in this section, in big-endian format (most significant byte is first). The programmer must use this to check the integrity of the hex file and to verify the quality of the programming. In this context, “integrity” means that the Checksum and User Flash sections must be correlated in this file. At the end of programming, the checksum of flash (2 LSB) is compared to the checksum from the hex file.

**0x9040 0000 – Flash Protection** (32 bytes maximum). This data is programmed into supervisory rows of the flash macros (see [Figure 2-1 on page 6](#)). Every bit defines the write-protection setting for the corresponding user row. The number of bytes to be read from this section depends on the flash size.

**Protection Size = Flash Size / Row Size / 8**

Therefore, for a 32-KB part, flash protection consists of 32 bytes.

**0x9060 0000 – Chip-Level Protection** (1 byte). This section represents chip-level protection of the programmed part (see [Figure 2-1 on page 6](#)). For more information, see [Appendix A: Chip-Level Protection on page 33](#).

**0x9050 0000 – Metadata** (12 bytes). This section contains data that is not programmed into the target device. Instead, it is used to check data integrity of the hex file and the Silicon ID of the target device. The fields in this section are listed in the following table.

Table 2-1. Meta Data in Hex File

Offset	Data Type	Length in Bytes
0x00	Hex file version	2 (big-endian)
0x02	Silicon ID	4 (big-endian)
0x06	Reserved	1
0x07	Reserved	1
0x08	Internal use	4

- **Hex file version:** This 2-byte field in the Cypress hex file defines its version (or type). The version for the CY8C42xx family is “2”. The programmer should use this field to make sure this file corresponds to the CY8C42xx device, or to select the appropriate parsing algorithm if the file supports several families.
- **Silicon ID:** This 4-byte field represents the ID of the target silicon. During programming, the ID of the acquired device is compared to the content of this field. To start programming, these fields must match. Cypress does not guarantee reliable programming (or data retention) if third-party programmers ignore this condition.
- **Reserved:** Not used by the CY8C42xx family.
- **Internal Use:** This 4-byte field is used internally by the PSoC Programmer software. Because it is not related to actual programming, this field should be ignored by third-party vendors.



## 3. Communication Interface




This chapter explains the low-level details of the communication interface.

### 3.1 The Protocol Stack

Figure 3-1 illustrates the stack of protocols involved in the programming process. The programmer must implement both hardware and software components.

Figure 3-1. Programmer's Protocol Stack



The Programming Algorithm protocol—the topmost protocol—implements the whole programming flow in terms of atomic SWD commands. It is the most solid and fundamental part of this specification. For more information on this algorithm, see [Chapter 4: Programming Algorithm on page 14](#).

The SWD Interface and Physical Layer are the lower-layer protocols. Note that the physical layer is the complete hardware specification of the signals and interfacing pins, and includes drive modes, voltage levels, resistance, and other components. Upper protocols are logical and algorithmic levels.

The purpose of the SWD interface layer is to be a bridge between pure software and hardware implementations. The “Programming Algorithms” protocol is implemented completely in software; its smallest building block is the SWD command. The whole programming algorithm is the meaningful flow of these blocks. The SWD interface helps to isolate the programming algorithm from hardware specifics, which makes the algorithm reusable. The SWD interface must transform the software representation of these commands into line signals (digital form).


### 3.2 SWD Interface

The SWD interface uses the Serial Wire Debug protocol developed by ARM. The CY8C42xx silicon integrates the standard Cortex M0 DAP block provided by ARM. Therefore, it complies with the ARM specification, *ARM Debug Interface v5. Architecture Specification*. The JTAG interface is not supported by the CY8C42xx silicon.

Figure 3-2 on page 10 shows the top-level architecture of the silicon. It includes the debug interface, CPU subsystem, memory, and periphery. The standard ARM modules are outlined in red. The following acronyms are used in this figure:

- HSIOM – High-Speed I/O Matrix
- DAP – Debug Access Port
- AHB – Advanced High-Performance Bus
- SPC – System Performance Controller

Figure 3-2. Top-Level Silicon Architecture



The SWD interface (ARM) defines just two digital pins to communicate with the external programmer/debugger. The SWDCK and SWDIO pins are sufficient for bidirectional, semi-duplex data exchange.

Only three types of SWD commands can appear on the bus: *Read*, *Write*, and *Line Reset*. The *Line Reset* command is used only once during programming to establish a connection with the device. *Read* and *Write* make up rest of the programming flow.

The programmer can access most resources of the silicon through the SWD interface. All programming algorithms are stored in SROM; the external programmer uses its system APIs to program the flash. During programming of the flash row, the system code is executed from the SROM. It communicates with the SPC module, which “knows” how to program flash. In contrast to a write operation, reading from flash is an immediate operation, and is carried out directly from the necessary address (see [Figure 2-1 on page 6](#) for address space). Reading works on a word basis (4-bytes); writing works on a row basis (128-byte).

The typical operation of the programmer is to load all necessary parameters in SRAM (I/O registers) and request a system call from SROM. This task is performed only by the SWD Read and Write command.

### 3.3 Hardware Access Commands

The Cortex-M0 DAP module, shown in [Figure 3-2](#), supports three types of transactions: *Read*, *Write*, and *Line Reset*. All of them are defined in the ARM specification. The APIs must be implemented by the SWD Interface layer shown in [Figure 3-1 on page 9](#). In addition, the upper protocol, Programming Algorithm, requires two extra commands to manipulate the hardware: *Power(state)* and *ToggleReset()*. [Table](#) lists the hardware access commands used by the software layer.

Table 3-1. Hardware Access Commands

Command	Parameters	Description
SWD_LineReset		Standard ARM command to reset the debug port (DAP). It consists of $\geq 50$ clock cycles with data = 1, that is with the SWDIO asserted HIGH by the programmer. Transaction must be completed at least by 1 clock with SWDIO asserted LOW. This sequence synchronizes the programmer and chip; it is a first transaction in programming flow.
SWD_Write	IN APnDP, IN addr, IN data32, OUT ack	Sends 32-bit data to the specified register of the DAP. The register is defined by “APnDP” (1 bit) and “addr” (2 bits) parameters. DAP returns 3-bit status in “ack”.
SWD_Read	IN APnDP, IN addr, OUT data32, OUT ack, OUT parity	Reads 32-bit data from the specified register of the DAP. The register is defined by “APnDP” (1-bit) and “addr” (2 bit) parameters. DAP returns 32-bit data, status, and parity (control) bit of read 32-bit word.
ToggleReset		Generates reset signal for target device. The programmer must have a dedicated pin connected to XRES pin of the target device.
Power	IN state	If the programmer powers the target device, it must have this function to supply power to the device.

For information on the structure of the Read/Write SWD packet and its waveform on the bus, see [Appendix C: Serial Wire Debug \(SWD\) Format on page 36](#).

The *SWD\_Read/Write* commands allow accessing registers of the Cortex-M0 DAP module from [Figure 3-2 on page 10](#). The DAP functionally is split into two control units:

- Debug Port (DP) – responsible for the physical connection to the programmer/debugger.
- Access Port (AP) – provides the interface between the DAP module and one or more debug components (such as Cortex-M0 CPU).

The external programmer can access registers of these access ports using the following bits in the SWD packet:

- APnDP – select access port (0 – DP, 1 - AP).
- ADDR – 2-bit field addressing a register in the selected access port.

The *SWD\_Read/Write* commands are used to access these registers. They are the smallest transactions that can appear on the SWD bus. [Table 3-2](#) shows the DAP registers that are used during programming.

Table 3-2. DAP Registers (in ARM notation)

Register	APnDP (1 bit)	Address (2-bit)	Access (R/W)	Full Name
IDCODE	0	2'b00	R	Identification Code Register
CTRL/STAT	0	2'b01	R/W	Control/Status Register
SELECT	0	2'b10	W	AP Select Register
CSW	1	2'b00	R/W	Control Status/Word Register (CSW)
TAR	1	2'b01	R/W	Transfer Address Register
DRW	1	2'b11	R/W	Data Read/Write Register

For more information about these registers, see the *ARM Debug Interface v5. Architecture Specification*.

## 3.4 Pseudocode

This document uses an easy-to-read pseudocode to show the programming algorithm. The following two commands are used for the programming script:

```
Write_DAP ( Register, Data32)
Read_DAP ( Register, OUT Data32)
```

Where *Register* is an AP/DP register defined by APnDP and Address bits (see [Table 3-2](#)). The pseudo-commands correspond to Read or Write SWD transactions. The following are some usage examples:

```
Write_DAP( TAR, 0x20000000)
Write_DAP( DRW, 0x12345678)
Read_DAP ( IDCODE, OUT swd_id)
```

The “Register” parameter technically can be represented as the structure in C:

```
struct DAP_Register
{
    BYTE APnDP; // 1-bit field
    BYTE Addr;  // 2-bit field
};
```

Then, DAP registers will be defined as:

```
DAP_Register TAR   = { 1, 1 },
                DRW   = { 1, 3 },
                IDCODE= { 0, 0 };
```

The defined *Write* and *Read* pseudo-commands must be successful if both return the ACK status of the SWD transaction. For the *Read* transaction, the *parity* bit must be taken into account (correspond to read *data32* value). If the status of the transaction, the parity bit, or both is bad, the transaction must be considered to have failed. In this case—depending on the programming context—programming must terminate or the transaction must be tried again.

The implementation of Write/Read pseudo-commands based on hardware access commands SWD\_Read/Write (Table on page 10) are as follows.

```
SWD_Status Write_DAP ( Register, data32 ) {
    SWD_Write ( Register.APnDP, Register.Addr, data32, OUT ack);
    Return ack;
}

SWD_Status Read_DAP ( Register, OUT data32){
    SWD_Read ( Register.APnDP, Register.Addr, OUT data32, OUT ack, OUT parity);
    If (ack == 3'b001){ //ACK, then check also the parity bit
        Parity_data32 = 0x00;
        For (i=0; i<32; i++) Parity_data32 ^= ((data32 >> i) & 0x01);
        If (Parity_data32 != parity) ack = 3'b111; //NACK
    }
    Return ack;
}
```


The programming code in Chapter 4: Programming Algorithm on page 14 will be mostly based on Write/Read pseudo-commands and some commands from Table on page 10.

### 3.5 Physical Layer

This section describes the hardware connections between the programmer and the target device for programming. It shows the connection schematic and gives information on electrical specifications.

The external interface connection between the host programmer and the target CY8C42xx device is shown in the following figure.

Figure 3-3. Connection Schematic of Programmer



Only five pins are required to communicate with the chip. Note that the SWDCLK and SWDIO pins are only required by the SWD protocol. An additional XRES pin is required by this silicon and is not related to the ARM standard. It is used to reset the part as a first step in a programming flow.

You can program a chip in either Reset or Power Cycle mode. The mode defines only the first step—how to reset the part—in the programming flow. The rest of the steps are identical (SWD-traffic).

- Reset mode – To start programming, the host toggles the XRES line and then sends SWD commands (see Table 3-1 on page 10). The power on the target board can be supplied by the host or by an external power adapter (V<sub>DD</sub> line can be optional).
- Power Cycle mode – To start programming, the host powers on the target and then starts sending SWD commands. The XRES line is not used.

It is recommended that the programmer use all five pins and support at least Reset mode programming. Power Cycle mode support is optional.

Table 3-3. Programming Mode

Mode	Necessary Pins	Unused Pins	Use Cases
Reset	V <sub>DD</sub> (Optional) GND XRES SWDCLK SWDIO	V <sub>DD</sub> (if self-powered)	Board can be self-powered (V <sub>DD</sub> is not needed). Board consumes too much current, which programmer cannot supply (V <sub>DD</sub> is not needed). 5-pin case – when host supplies power and toggles XRES (this is the most popular programming method).
Power Cycle			Only use case – when XRES pin is not available on the part's package, and therefore the power cycle is the only way to reset a part. This is not applicable to the CY8C42xx family, in which every package has an XRES pin. For this reason, Reset mode is the recommended mode. Some third-party SWD masters can use this mode if they do not implement the XRES line, but can supply power (power on/off).

Table 3-4. CY8C42xx Pin Names and Requirements

CY8C42xx Pin Name	Function	External Programmer Drive Modes
V <sub>DD</sub>	Digital Power Supply Input (1.8–5.0 V)	Positive voltage – powered by external power supply or by programmer.
V <sub>SSD</sub>	Power Supply Return	Low resistance ground connection. Connect to circuit ground.
XRES	External active low reset input.	Output – drive TTL levels
SWDCLK	SWD clock input (1.5–14 MHz)	Output – drive TTL levels
SWDIO	SWD data line - bidirectional	Output – drive TTL levels Input – read TTL levels in High-Z mode.
V <sub>DDA</sub>	Analog Power Supply Input (2.6–5.5 V)	Depending on board configuration, this power can be supplied from V <sub>DDD</sub> source, which must be in range 2.6 – 5.5 V. If it is lower, a separate voltage source is required for analog circuits.
V <sub>SSA</sub>	Power Supply Return	–

The SWD timing specifications are described in [Appendix D: Timing Specifications of the SWD Interface on page 38](#).

The silicon's electrical specifications are described in [Appendix E: Electrical Specifications on page 39](#).

## 4. Programming Algorithm




This chapter describes in detail the programming flow of the CY8C42xx device. It starts with a high-level description of the algorithm and then describes every step using a pseudocode. All code is based on upper-level subroutines made up of atomic SWD instruction (see “Pseudocode” on page 11). These subroutines are defined in the next section. The ToggleReset() and Power() commands are also used (from Table 3-1 on page 10).

### 4.1 High-Level Programming Flow

Figure 4-1 shows the sequence of steps that must be executed to program the CY8C42xx device. These steps are described in detail in following sections. All of the steps in this programming flow must be completed successfully for a successful programming operation. The programmer should stop the programming flow if any step fails. Also, in pseudocode, it is assumed that the programmer checks the status of each SWD transaction (*Write\_DAP*, *Read\_DAP*, *WriteIO*, *ReadIO*). This extra code is not shown in the programming script.

The flash programming in the CY8C42xx family is implemented using SROM APIs. The external programmer puts parameters into SRAM (or registers) and requests system calls which, in turn, perform flash updates. See the *Technical Reference Manual* for a detailed description of these APIs.

Figure 4-1. High-Level Programming Flow of CY8C42xx Device



## 4.2 Subroutines used in Programming Flow

The programming flow includes some operations that are intensively used in all steps. Eventually, the programming code will look compact and easy-to-read and understand. Besides that, most registers and frequently-used constants are named and referred to from the pseudocode

Table 4-1. Constants Used in Programming Script

Constant Name	Value	Description
<b>Address Space of CPU</b>		
CPUSS_SYSREQ	0x40000004	System Request Register – used to make system requests to SROM code. System requests transition from User Mode to Privileged Mode.
CPUSS_SYSARG	0x40000008	System Request Argument Register – used to make system requests to SROM code.
TEST_MODE	0x40030014	Test Mode Control Register – used to enter chip into programming mode (test mode).
SRAM_PARAMS_BASE	0x20000100	SRAM address where parameters for SROM requests will be stored.
SFLASH_MACRO	0x0FFFF000	Location of flash protection settings in flash macro.
SFLASH_CPUSS_PROTECTION	0x0FFFF07C	Location of Chip Level Protection in flash macro (actual byte located at 0x0FFFF07F, but must read whole 32-bit word).
<b>SROM Constants</b>		
SROM_KEY1	0xB6	Parameter of SROM call.
SROM_KEY2	0xD3	Parameter of SROM call.
SROM_SYSREQ_BIT	0x80000000	Mask of SYSREQ bit in CPUSS_SYSREQ register. It starts execution of SROM command.
SROM_PRIVILEGED_BIT	0x10000000	Mask of PRIVILEGED bit in CPUSS_SYSREQ register. Indicates whether system is in privileged mode (SROM command running) or user mode.
SROM_STATUS_SUCCEEDED	0xA0000000	Successful status of system request (SROM command).
SROM_STATUS_FAILED	0xF0000000	Fail status of system request (SROM command).
<b>SROM Requests</b>		
SROM_CMD_GET_SILICON_ID	0x00	Read “Silicon ID” of the target device.
SROM_CMD_LOAD_LATCH	0x04	Loading data into volatile buffer (before writing into flash).
SROM_CMD_PROGRAM_ROW	0x06	Program data into flash row (from volatile buffer).
SROM_CMD_ERASE_ALL	0x0A	Erases All user’s flash and flash protection settings from supervisory rows.
SROM_CMD_CHECKSUM	0x0B	Checksums all flash (user and privileged rows).
SROM_CMD_WRITE_PROTECTION	0x0D	Writes flash protection and chip level protection.
<b>Chip Level Protection</b>		
CHIP_PROT_VIRGIN	0x00	VIRGIN mode – used by Cypress only.
CHIP_PROT_OPEN	0x01	OPEN mode – in this mode chip is shipped to customers.
CHIP_PROT_PROTECTED	0x02	PROTECTED mode – can be set by customer.
CHIP_PROT_KILL	0x04	KILL mode – can be set by customer (irreversible).

Table 4-2. Subroutines used in Programming Flow

Subroutine	Description
bool WriteIO( addr32, data32 )	Writes 32-bit data into specified address of CPU address space. Returns “true” if all SWD transactions succeeded (ACKed).
bool ReadIO( addr32, OUT data 32)	Reads 32-bit data from specified address of CPU address space. Note that actual size of read data (8, 16, 32 bits) depends on setting in CSW register of DAP. By default all accesses are 32 bits long. Returns “true” if all SWD transactions succeeded (ACKed).
bool PollSROMStatus()	Waits until SROM command is completed and then checks its status. Timeout is 1 sec. Returns “true” (success) if command is completed and its status is successful; otherwise, false.



The implementation of these subroutines follows. It is based on pseudocode and registers defined in [“Hardware Access Commands” on page 10](#) and [“Pseudocode” on page 11](#). It uses constants defined in this chapter.

The pseudocode is similar to C-style notation.

```
// WriteIO Subroutine
bool "WriteIO" ( addr32, data32 )
{
    ack1 = Write_DAP (TAR, addr32);
    ack2 = Write_DAP (DRW, data32);
    return (ack1 == 3'b001) && (ack2 == 3b'001);
}

// "ReadIO" Subroutine
bool ReadIO ( addr32, OUT data32 )
{
    ack1 = Write_DAP (TAR, addr32);
    ack2 = Read_DAP (DRW, OUT data32);
    ack3 = Read_DAP (DRW, OUT data32);
    return (ack1 == 3'b001) && (ack2 == 3b'001) && (ack3 == 3b'001);
}

// "PollSROMStatus" Subroutine
bool PollSROMStatus()
{
    do{
        ReadIO (CPUSS_SYSREQ, OUT status);
        Status &= (SROM_SYSREQ_BIT | SROM_PRIVILEGED_BIT);
    }while ((status != 0) && (time_elapsed < 1 sec));

    if (time_elapsed >= 1 sec ) return false; // timeout


    ReadIO (CPUSS_SYSARG, OUT statusCode);
    if ((statusCode & 0xF0000000) != (SROM_STATUS_SUCCEEDED));
    return false; // SROM command failed
    else
    return true; // SROM command succeeded
}
```



### 4.3 Step 1 – Acquire Chip

The first step in the programming of the CY8C42xx device is to enter it in the Test mode (or programming mode). This is a special mode in which the CPU is controlled by the external programmer, which also can access other system resources such as SRAM and registers. This step has strict timing requirements that the host must meet to successfully enter Test mode. The following figure shows the timing diagram of entering into the Test mode.

Figure 4-2. Timing Diagram of Entering into Test Mode




This diagram details the chip's internal signals while entering Test mode. Everything starts from toggling the XRES line (or applying power) so the chip enters Internal Reset mode. After that, the system boot code starts execution from SROM. When completed, the CPU waits during a 400- $\mu s$  time frame for a special connection sequence on the SWD port. If, during this time, the host sends the correct sequence of SWD commands, the CPU enters Test mode. Otherwise, it starts execution of the user's code.

The times of internal reset ( $<1ms$ ) and boot code ( $<100\mu s$ ) are not specified exactly. Because they depend on the CPU clock and the size of the code, they can vary in different revisions of the chip.

In this case, the recommended way to enter Test mode successfully is to start sending the acquire sequence right after XRES is toggled (or power supplied in Power Cycle mode). This sequence is sent iteratively until it succeeds—all SWD transactions ACKed and all conditions met. [Figure 4-3 on page 18](#) shows the implementation of the acquire procedure. It is detailed in terms of the SWD transaction. Note that the recommended minimum frequency of the programmer is 1.5 MHz, which meets the timing requirement of this step (400  $\mu s$ ).

Figure 4-3. Flow Chart of Acquisition Sequence



## Pseudocode – Step 1. Acquire Chip

```
//-----
// Reset Target depending on acquire mode - Reset or Power Cycle
If (AcquireMode == "Reset") ToggleXRES(); // Toggle XRES pin, target must be powered.
Else If (AcquireMode == "Power Cycle") PowerOn(); // Supply power to target.

//Execute ARM's connection sequence - acquire SWD-port.
Do
{
SWD_LineReset();
ack = Read_DAP ( IDCODE, out ID);

}While ((ack != 3b'001) && time_elapsed < 1.5 ms); //for PowerCycle timeout must be
//longer. For example ~30 ms.
If (time_elapsed >= 1.5 ms) Return FAIL;

If (ID != 0x0BB11477) Return FAIL; //SWD ID of Cortex-M0 CPU.

//Initialize Debug Port
Write_DAP (CTRL/STAT, 0x54000000);
Write_DAP (SELECT, 0x00000000);
Write_DAP (CSW, 0x00000002);

//Enter CPU into Test Mode
WriteIO (TEST_MODE, 0x80000000); //Set test_mode bit in TEST_MODE reg from CPU space
ReadIO (TEST_MODE, out status);

If ((status & 0x80000000) != 0x80000000) Return FAIL;

//Poll SROM_PRIVILEGED_BIT in CPUSS_SYSREQ register
Do
{
ReadIO (CPUSS_SYSREQ, out status);
status &= SROM_PRIVILEGED_BIT;
} While ((status != 0x00000000) && time_elapsed < 1000 ms)

If (time_elapsed >= 1000 ms) Return FAIL;

Return PASS;
//-----
```

## 4.4 Step 2 – Check Silicon ID

This step is required to verify that the acquired device corresponds to the hex file. It reads the ID from the hex file and compares it to the ID obtained from the target.


### Pseudocode – Step 2. Check Silicon ID

```
//-----  
// Read "Silicon ID" from hex file, 4 bytes from address 0x9050 0002 (big endian).  
// HEX_ReadSiliconID() must be implemented.  
HexID = HEX_ReadSiliconID();  
  
// Read "Silicon ID" from the target using SROM request  
Params = (SROM_KEY1 << 0) + //KEY1  
          ((SROM_KEY2+SROM_CMD_GET_SILICON_ID) << 8); //KEY2  
  
WriteIO (CPUSS_SYSARG, Params); // Write parameters  
WriteIO (CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_GET_SILICON_ID); //Request SROM call  
  
status = PollSromStatus();  
If (!status) Return FAIL;  
  
//Read 32-bit ID from the registers  
ReadIO( CPUSS_SYSARG, out part0);  
ReadIO( CPUSS_SYSREQ, out part1);  
  
siliconID[0] = (part0 >> 8) & 0xFF;  
siliconID[1] = (part0 >> 0) & 0xFF;  
siliconID[2] = (part0 >> 16) & 0xFF;  
siliconID[3] = (part1 >> 0) & 0xFF;  
  
//Compare IDs from the hex and from the target  
For ( i = 0; i < 4; i++)  
{  
  If ( i == 2 ) //Ignore Minor die's revision  
  {  
    siliconID[i] &= 0xF0;  
    hexID[i] &= 0xF0;  
  }  
  If ( siliconID[i] != hexID[i] ) Return FAIL;  
}  
  
Return PASS;
```

## 4.5 Step 3 – Erase All Flash

Before programming the flash, it must be erased. This step erases all user rows and corresponding flash protection. It also moves chip-level protection to the OPEN state (if it was PROTECTED, see [Appendix A: Chip-Level Protection on page 33](#)). The following figure shows the algorithm of the Erase All step.

Figure 4-4. Erase All Flowchart



### Pseudocode – Step 3. Erase All

```

//-----
// Read Chip Level Protection using SROM call
Params = (SROM_KEY1 << 0) + // KEY1
          ((SROM_KEY2 + SROM_CMD_GET_SILICON_ID) << 8); // KEY2

WriteIO( CPUSS_SYSARG, Params); //Write params in CPUSS_SYSARG
WriteIO( CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_GET_SILICON_ID); //Request SROM call

Status = PollSromStatus();
If (!Status) Return FAIL;

ReadIO( CPUSS_SYSREQ, out data); // read result
chipProt = (byte)(data >> 12);

// Check current protection mode
If (chipProt == CHIP_PROT_PROTECTED) // PROTECTED
{
  // Move chip to OPEN mode
  Params = (SROM_KEY1 << 0) + //KEY1
            ((SROM_KEY2 + SROM_CMD_WRITE_PROTECTION) << 8) + //KEY2
            (0x01 << 16) + //OPEN mode
            (0x00 << 24); //Flash Macro 0

  WriteIO( CPUSS_SYSARG, Params); //Write params in CPUSS_SYSARG
}
  
```

```

WriteIO( CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_WRITE_PROTECTION);

status = PollSromStatus();
if (!status) return FAIL;

// Re-acquire chip here to boot it in OPEN mode
// Execute Now: "Step 1 - Acquire Chip"

// Check result of re-acquire
If (!status) Return FAIL;
}
Else // OPEN (CHIP_PROT_OPEN)
{
Params = (SROM_KEY1 << 0) +//KEY1
          ((SROM_KEY2+SROM_CMD_ERASE_ALL) << 8); //KEY2

WriteIO( SRAM_PARAMS_BASE + 0x00, Params); //Write params in SRAM
WriteIO( CPUSS_SYSARG, SRAM_PARAMS_BASE); //Set location of parameters
WriteIO( CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_ERASE_ALL); //Request SROM call

status = PollSromStatus();
If (!status) Return FAIL;
}
Return PASS;
//-----

```

## 4.6 Step 4 – Checksum Privileged

After the user's flash is erased, its checksum must be 0x00. However, the Checksum(All) API, which is used in Step 9, also calculates the checksum of privileged rows (not just user rows). Therefore, it is necessary to find the checksum of privileged rows when all user rows are erased. The result of this operation is only needed to calculate the proper checksum of the user flash in Step 9. That checksum is calculated according to the following formula:

$$\text{Checksum\_User} = \text{Checksum\_Step\_9} - \text{Checksum\_Step\_4}$$

The result of this step must be used in Step 9. The possible alternate solution to avoid this step is to calculate the checksum of each row one-by-one and sum them. However, this method takes much longer.

### Pseudocode – Step 4. Checksum Privileged

```

//-----
Params = (SROM_KEY1 << 0) +//KEY1
          ((SROM_KEY2+SROM_CMD_CHECKSUM) << 8)+//KEY2
          ((0x0000 & 0x00FF) << 16) +//Row ID[7:0]
          ((0x8000 & 0xFF00) << 16); //Row ID[15:8] - Checksum All(0x8000)

WriteIO( CPUSS_SYSARG, Params); //Write params in CPUSS_SYSARG
WriteIO( CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_CHECKSUM); //Request SROM call

status = PollSromStatus();
if (!status) return FAIL;

//Read Checksum from CPUSS_SYSARG register
ReadIO(CPUSS_SYSARG, out checksum_all);

Checksum_Privileged = (checksum_all & 0x0FFFFFFF); //28-bit checksum
return PASS;
//-----

```

## 4.7 Step 5 – Program Flash


Flash memory is programmed in rows. Each row is 128 bytes long. The programmer must serially program each row one by one. The source data is extracted from the hex file starting from address 0x00000000 (see [Figure 2-2 on page 7](#)). The flash size and the row size are input parameters of this step. Note that the flash size of the acquired silicon must be equal to the size of the user's code in the hex file. This was ensured in Step 2 by comparing silicon IDs of the hex and the target.

During programming, two SROM APIs are used:

- SROM\_CMD\_LOAD\_LATCH – loads flash row into the silicon's volatile buffer.
- SROM\_CMD\_PROGRAM\_ROW – programs row into flash (from volatile buffer).

The following figure illustrates this programming algorithm.

Figure 4-5. Algorithm of “Program Flash” Step



## Pseudocode – Step 5. Program Flash

```
//-----
// Flash Size must be provided.
RowSize = 128;
TotalRows = FlashSize / RowSize;

//Program all flash rows
for (int RowID = 0; RowID < TotalRows; RowID++)
{
    //1. Read Row data from hex
    RowHexAddress = RowSize * RowID;
    //Extract 128-byte row from the hex-file
    //from address: "RowHexAddress" into buffer - "Data".
    //HEX_ReadData() must be implemented by Programmer.
    Data = HEX_ReadData( RowHexAddress, RowSize );

    //2. Load Row to volatile buffer (latch)
    Params1 = (SRAM_KEY1 << 0) + //KEY1
              (SRAM_KEY2 + SRAM_CMD_LOAD_LATCH) << 8) + //KEY2
              (0x00 << 16); //Byte number in latch from what to write

    Params2 = (RowSize - 1); //Number of Bytes to load minus 1
    WriteIO(SRAM_PARAMS_BASE + 0x00, Params1); //Write params is SRAM
    WriteIO(SRAM_PARAMS_BASE + 0x04, Params2); //Write params is SRAM

    // Put row data into SRAM buffer
    for (i = 0; i < RowSize; i += 4)
    {
        Params1 = (Data[i] << 0) + (Data[i + 1] << 8) +
                  Data[i + 2] << 16) + (Data[i + 3] << 24);
        WriteIO(SRAM_PARAMS_BASE + 0x08 + i, Params1); //Write params is SRAM
    }

    // Call "Load Latch" SROM API
    WriteIO(CPUSS_SYSARG, SRAM_PARAMS_BASE); //Set location of parameters
    WriteIO(CPUSS_SYSREQ, SRAM_SYSREQ_BIT | SRAM_CMD_LOAD_LATCH); //Request SROM operation

    Status = PollSromStatus();
    if (!Status) return FAIL;

    //3. Program Row - call SROM API
    Params = (SRAM_KEY1 << 0) + //KEY1
             ((SRAM_KEY2 + SRAM_CMD_PROGRAM_ROW) << 8) + //KEY2
             ((RowID & 0x00FF) << 16) + //ROW_ID_LOW[7:0]
             ((RowID & 0xFF00) << 16); //ROW_ID_HIGH[9:8]

    WriteIO(SRAM_PARAMS_BASE + 0x00, Params); //Write params is SRAM
    WriteIO(CPUSS_SYSARG, SRAM_PARAMS_BASE); //Set location of parameters
    WriteIO(CPUSS_SYSREQ, SRAM_SYSREQ_BIT | SRAM_CMD_PROGRAM_ROW); //Request SROM operation

    Status = PollSromStatus();
    if (!Status) return FAIL;
}
return PASS;
```




## 4.8 Step 6 – Verify Flash

Because the checksum is verified eventually, this step is optional. It is recommended that it be kept in the programming flow for higher reliability. The checksum cannot completely guarantee that the content is written without any errors. During verification, the programmer reads a row from flash and the corresponding data from hex and compares them. If any difference is found, the programmer must stop and return a failure. Each row must be considered.

Reading from flash is achieved by direct access to the memory space of the CPU. No SROM API is required; just read from address range 0x00000000 – 0x00007FFF.

The following figure illustrates the verification algorithm.

Figure 4-6. Algorithm of “Verify Flash” Step



## Pseudocode – Step 6. Verify Flash.

```
//-----
// Flash Size must be provided.
RowSize = 128;
TotalRows = FlashSize / RowSize;

//Read and Verify Flash rows
for (int RowID = 0; RowID < TotalRows; RowID++)
{
    //1. Read row from hex file
    RowAddress = rowSize * rowID; //liner address of row in flash
    //Extract 128-byte row from the hex file
    //from address: "RowHexAddress" into buffer - "Data".
    //"RowHexAddress" in this case is equal to "RowAddress"
    //HEX_ReadData() must be implemented by Programmer.
    hexData = HEX_ReadData( RowAddress, RowSize );

    //2. Read row from chip
    for (i = 0; i < RowSize; i += 4)
    {
        //Read flash via AHB-interface
        ReadIO( RowAddress + i, out data32);
        chipData[i + 0] = (data32 >> 0) & 0xFF;
        chipData[i + 1] = (data32 >> 8) & 0xFF;
        chipData[i + 2] = (data32 >> 16) & 0xFF;
        chipData[i + 3] = (data32 >> 24) & 0xFF;
    }

    //3. Compare them
    for (i = 0; i < RowSize; i++)
    {
        if (chipData[i] != hexData[i]) return FAIL;
    }
}
return PASS;
```


## 4.9 Step 7 – Program Protection Settings

At this point, the programmer writes into supervisory flash all protection data: row-level protection and chip-level protection. For more information, see [Figure 2-1 on page 6](#).

The CY8C42xx device can have one flash macro. The macro has its own supervisory rows to store protection settings of the user's rows. Each user row occupies one bit in protection space: 0 – unprotected, 1 – protected. This is write/erase protection of the row. In the protected state, a row cannot be erased or written either by firmware or by the external programmer. The protection setting can be reset only by the EraseAll() operation from Step 3, driven by the external programmer.

Chip-level protection occupies only one byte and is stored in the same supervisory row where the flash protection data resides.

Figure 4-7. Algorithm of “Program Protection Settings” Step



## Pseudocode – Step 7. Program Protection Settings

```

//-----
// Flash Size must be provided.
RowSize = 128;
Rows = FlashSize / RowSize;
ProtectionSize = Rows / 8;

//1. Read Chip Level Protection from hex-file. It is 1 byte at address 0x90600000.
//HEX_ReadChipLevelProtection() must be implemented.
ChipLevelProtection = HEX_ReadChipLevelProtection();

//2. Read Protection settings from hex-file.
//It is located at address 0x9040 0000.
//HEX_ReadRowProtection() must be implemented by Programmer.
HexAddr = 0;
Data = HEX_ReadRowProtection(HexAddr, ProtectionSize);

//3. Load protection setting of current macro into volatile latch.
//This is same implementation as for "Program Flash" step.
//So this code can be moved into seprate routine - "LoadLatch(MacroID, Data)".
Params1 = (SROM_KEY1 << 0) +//KEY1
           ((SROM_KEY2 + SROM_CMD_LOAD_LATCH) << 8) +//KEY2
           (0x00 << 16); //Byte number in latch from what to write
Params2 = (ProtectionSize - 1); //Number of Bytes to load minus 1
  
```

```

WriteIO(SRAM_PARAMS_BASE + 0x00, Params1); //Write params is SRAM
WriteIO(SRAM_PARAMS_BASE + 0x04, Params2); //Write params is SRAM

// Put row data into SRAM buffer
for (i = 0; i < ProtectionSize; i += 4)
{
    Params1 = (Data[i] << 0) + (Data[i + 1] << 8) +
              (Data[i + 2] << 16) + (Data[i + 3] << 24);
    WriteIO(SRAM_PARAMS_BASE + 0x08 + i, Params1); //Write params is SRAM
}

// Call "Load Latch" SROM API
WriteIO(CPUSS_SYSARG, SRAM_PARAMS_BASE); //Set location of parameters
WriteIO(CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_LOAD_LATCH); //Request SROM operation
Status = PollSromStatus();
if (!Status) return FAIL;

//4. Program protection setting into supervisory row.
Params = (SROM_KEY1 << 0) + //KEY1
          ((SROM_KEY2 + SROM_CMD_WRITE_PROTECTION) << 8) + //KEY2
          (ChipLevelProtection << 16); //Applicable only for Macro

WriteIO(CPUSS_SYSARG, Params);
WriteIO(CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_WRITE_PROTECTION);

//Read status of the operation
Status = PollSromStatus();
if (!Status) return FAIL;

return PASS;
//-----

```


## 4.10 Step 8 – Verify Protection Settings

This step verifies data that was written in the previous step. The point is to read back flash protection and chip-level protection from the silicon and compare this data against the corresponding data from the hex file. This step can be considered as optional, but it is highly recommended to implement it in the programmer.

Reading of the protection setting is carried out by direct access to the memory space of the CPU (via AHB). See [Figure 2-1 on page 6](#) to find the address range of protection data. The programmer reads out data by 4-byte words.

Note that when the chip-level protection byte is read from the silicon, it must be reviewed. This is because of the inverted values of OPEN/VIRGIN modes written in supervisory rows (see [Appendix A:Chip-Level Protection on page 33](#)). If VIRGIN is read from flash, then it must be converted to OPEN; if OPEN is read from flash, it must be considered as VIRGIN. For KILL and PROTECTED modes, no translation is necessary.

Figure 4-8. Flowchart of “Verify Protection Settings” Step



### Pseudocode – Step 8. Verify Protection Settings

```

//-----
// Flash Size must be provided.
RowSize = 128;
Rows = FlashSize / RowSize;
ProtectionSize = Rows / 8;

FlashProtectionAddress = SFLASH_MACRO; //0x0FFF F000

//1. Read Protection settings from hex-file.
//It is located at address 0x9040 0000.
//HEX_ReadRowProtection() must be implemented.
HexAddr = 0;
hexProt = HEX_ReadRowProtection(HexAddr, ProtectionSize);

//2. Read Protection from silicon
  
```

```

for (i = 0; i < ProtectionSize; i += 4)
{
    ReadIO(FlashProtectionAddress + i, out data32);
    flashProt[i + 0] = (data32 >> 0) & 0xFF;
    flashProt[i + 1] = (data32 >> 8) & 0xFF;
    flashProt[i + 2] = (data32 >> 16) & 0xFF;
    flashProt[i + 3] = (data32 >> 24) & 0xFF;
}

//3. Compare hex and silicon's data
for (i = 0; i < ProtectionSize; i++)
{
    If (hexProt[i] != flashProt[i]) return FAIL;
}

//4. Read Chip Level Protection from hex-file. It is 1 byte at address 0x90600000.
//HEX_ReadChipLevelProtection() must be implemented.
Hex_ChipLevelProtection = HEX_ReadChipLevelProtection();

//5. Read Chip Level Protection from the silicon
ReadIO(SFLASH_CPUSS_PROTECTION, out Chip_ChipLevelProtection);
Chip_ChipLevelProtection = (Chip_ChipLevelProtection >> 24) & 0x0F;

if (Chip_ChipLevelProtection == CHIP_PROT_VIRGIN) Chip_ChipLevelProtection = CHIP_PROT_OPEN;
else
if (Chip_ChipLevelProtection == CHIP_PROT_OPEN) Chip_ChipLevelProtection = CHIP_PROT_VIRGIN;

//6. Compare hex's and silicon's data
if (Chip_ChipLevelProtection != Hex_ChipLevelProtection) return FAIL;


return PASS;
//-----

```

## 4.11 Step 9 – Verify Checksum

This step validates the result of the flash programming. It calculates the checksum of user rows written in Step 5 and compares this value against the 2-byte checksum from the hex file. Checksum SROM API computes the checksum of the user and privileged rows. To find the checksum of just user rows, it is necessary to subtract the checksum of the privileged rows found in Step 4. The following figure shows the final checksum algorithm. This is a mandatory step in the programming flow, although the checksum operation cannot completely guarantee that the data is written correctly. For this reason, the Verify Flash step is also recommended.

Figure 4-9. Algorithm of “Verify Checksum” Step



## Pseudocode – Step 9. Verify Checksum

```
//-----
// Checksum of Privileged rows must be taken from Step 4.
// SROM call here is identical to one Step 4, so it can be refactored into subroutine.
// 1. SROM call - Checksum All
Params = (SROM_KEY1 << 0) +//KEY1
        ((SROM_KEY2+SROM_CMD_CHECKSUM) << 8)+//KEY2
        ((0x0000 & 0x00FF) << 16) +//Row ID[7:0]
        ((0x8000 & 0xFF00) << 16);//Row ID[15:8] - Checksum All(0x8000)

WriteIO( CPUSS_SYSARG, Params); //Write params in CPUSS_SYSARG
WriteIO( CPUSS_SYSREQ, SROM_SYSREQ_BIT | SROM_CMD_CHECKSUM); //Request SROM call

status = PollSromStatus();
if (!status) return FAIL;

//Read Checksum from CPUSS_SYSARG register
ReadIO(CPUSS_SYSARG, out Checksum_all);

Checksum_All = (Checksum_All & 0xFFFFFFFF); //28-bit checksum

//2. Find 2-byte checksum of user rows, "Checksum_Privileged" is calculated in Step 4.
Chip_Checksum = (Checksum_All - Checksum_Privileged) & 0xFFFF;

//3. Read 2-byte checksum of user code from hex-file
//   HEX_ReadChecksum() must be implemented by Programmer.
Hex_Checksum = HEX_ReadChecksum();

//4. Compare silicon's vs hex's checksum
if (Chip_Checksum != Hex_Checksum) return FAIL;

return PASS;
//-----
```



# Appendix A. Chip-Level Protection



The difference between chip-level protection and row-level protection may not be obvious at first glance. Chip-level protection restricts access to the silicon's resources by way of the SWD bus (Debug Access Port) by the external programmer, and it does not restrict anything for the firmware. If any resource is not accessible, the SWD transaction is NACKed. Row-level protection restricts the firmware and the external programmer from writing protected flash rows.

There are four states of chip-level protection into which the silicon can be moved: VIRGIN, OPEN, PROTECTED, KILL.

Table A-1. States of Chip Level Protection


Protection State	Value in hex and CPUSS_PROTECTION	Value in written Supervisory Row	Restrictions
VIRGIN	0x00	0x01	In this mode, silicon is in post-fab (untrimmed state). After trimming, silicon is moved into OPEN mode for customer. This mode is not for custom use. Customers are not physically prohibited from bringing parts back to VIRGIN state, but they are left with parts missing critical trim, wounding, and other settings from Cypress. This essentially makes the part unusable for the customer.
OPEN	0x01	0x00	In this mode, silicon is shipped to customers. Most applications use this state in which external debugger can access all needed resources for full-functional debugging of the application. Flash, SRAM, Supervisory flash, and registers are available via DAP (Debug Access Port).
PROTECTED	0x02	0x02	In this mode, silicon allows limited access via DAP; it is enough to read the silicon ID and move the chip back to OPEN mode. Access to Flash, SRAM, and most of registers is disabled, so SWD transactions are NACKed for master. This is true for Read and Write requests on the SWD bus.
KILL	0x04	0x04	KILL mode completely locks the SWD-pins from an external programmer. Firmware must be 100% operable without bugs because it can no longer be updated. If this mode is needed, then it is recommended to enable it only for production programming of end-application.

The chip-level protection byte is located in the supervisory row of the macro at offset 0x7F. It can be programmed only when row-level protection is updated for macro 0. The actual value of the OPEN state that is written into flash is 0x00 and not 0x01, which is real value in the hex file. For VIRGIN and OPEN modes, the value saved in the supervisory row is inverted. This is done for one reason—to prevent accidental resets to the VIRGIN state during programming.

The EraseAll() operation clears a whole row—resets every byte to 0. It means that after the EraseAll() operation, which is the first operation targeting flash during programming, the chip will be left in the VIRGIN mode. It must still be in OPEN even after the chip is reset. During startup, the boot code reads 0x00 from the supervisory row and translates it to 0x01 before writing to the CPUSS\_PROTECTION register, which actually defines the current mode for the CPU. The corresponding value of 0x01 from the supervisory row is translated to 0x00 (VIRGIN) for CPUSS\_PROTECTION. PROTECTED and KILL modes are not changed by boot code and are copied directly to the CPUSS\_PROTECTION register. Specifically, the OPEN-VIRGIN modes swapped in flash must be considered during the verification operation, when the protection byte is read from the supervisory row and compared with the corresponding value from hex.

The chip has a special policy of changing the state of chip-level protection; this means that the possible new state is dependent on the current protection state. See [Figure A-1 on page 34](#) for possible transition paths.

Figure A-1. Chip-Level Protection State Diagram



The customer receives the device in OPEN mode and can move it to OPEN, PROTECTED, or KILL. Moving to VIRGIN mode is strictly discouraged because the part will be untrimmed and therefore, not operable. From the PROTECTED mode, the customer can move the part back to OPEN. There is no way to leave the KILL mode.

# Appendix B. Intel Hex File Format



Intel hex file records are a text representation of hexadecimal-coded binary data. Because only ASCII characters are used, the format is portable across most computer platforms. Each line (record) of Intel hex file consists of six parts as shown in the following figure.

Figure B-1. Hex File Record Structure

Start code (Colon character)	Byte count (1 byte)	Address (2 bytes)	Record type (1 byte)	Data (N bytes)	Checksum (1 byte)
---------------------------------	------------------------	----------------------	-------------------------	-------------------	----------------------

- **Start code**, one character - an ASCII colon ':'
- **Byte count**, two hex digits (1 byte) - specifies the number of bytes in the data field.
- **Address**, four hex digits (2 bytes) - a 16-bit address of the beginning of the memory position for the data.
- **Record type**, two hex digits (00 to 05) - defines the type of the data field. The record types used in the hex file generated by Cypress are as follows.
  - 00 - Data record, which contains data and 16-bit address.
  - 01 - End of file record, which is a file termination record and has no data. This must be the last line of the file; only one is allowed for every file.
  - 04 - Extended linear address record, which allows full 32-bit addressing. The address field is 0000, the byte count is 02. The two data bytes represent the upper 16 bits of the 32 bit address, when combined with the lower 16-bit address of the 00 type record.
- **Data**, a sequence of 'n' bytes of the data, represented by 2n hex digits.
- **Checksum**, two hex digits (1 byte), which is the least significant byte of the two's complement of the sum of the values of all fields except fields 1 and 6 (Start code ':' byte and two hex digits of the Checksum).

Examples for the different record types used in the hex file generated for the CY8C42xx device are as follows.

Consider that these three records are placed in consecutive lines of the hex file (Chip-Level Protection and End of Hex File).

:0200000490600A

:0100000002FD

:00000001ff

For the sake of readability, "Record type" is highlighted in red and 32-bit address of the chip-level protection is in blue.

The first record (:0200000490600A) is an extended linear address record as indicated by the value in the Record Type field (04). The address field is 0000, the byte count is 02. This means that there are two data bytes in this record. These data bytes (9060) specify the upper 16-bits address of the 32-bit address of data bytes. In this case, all the data records that follow this record are assumed to have their upper 16-bit address as 0x9060 (in other words, the base address is 0x90600000). 0A is the checksum byte for this record:

$$0x0A = 0x100 - (0x02 + 0x00 + 0x00 + 0x04 + 0x90 + 0x60).$$

The next record (:0100000002FD) is a data record, as indicated by the value in the Record Type field (00). The byte count is 01, meaning there is only one data byte in this record (02). The 32-bit starting address for these data bytes is at address 90600000. The upper 16-bit address (9060) is derived from the extended linear address record in the first line; the lower 16-bit address is specified in the address field of this record as 0000. FD is the checksum byte for this record.

The last record (:00000001FF) is the end of file record, as indicated by the value in the Record Type field (01). This is the last record of the hex file.

**Note** The data records of the following multi-bytes region in hex file are in big-endian format (MSB byte in lower address): Checksum data at address 0x9030 0000, Meta data at address 0x9050 0000. The data records of the rest of the multi-byte regions in hex file are all in little-endian format (LSB in lower address).

# Appendix C. Serial Wire Debug (SWD) Format




The SWD protocol is a packet-based serial transaction protocol and at the pin level uses a single bidirectional data connection (SWDIO) and a clock connection (SWDCK). The host programmer always drives the clock line, while either the programmer or the target device drives the data line. A complete data transfer (one SWD packet) requires 46 clocks and consists of three phases:

- **Packet Request** – host programmer issues a request to the target device (silicon)

- **Acknowledge Response** – target device (silicon) sends an acknowledgement to the host.
- **Data Transfer Phase** – the data transfer is either target to host, following a read request (RDATA) or host to target, following a write request (WDATA). This phase is only present when a packet request phase is followed by a valid (OK) acknowledge response.

Figure C-1 shows the timing diagrams of Read and Write SWD-packets.

Figure C-1. Write and Read SWD Packet Timing Diagrams



- Host Write Cycle – host sends data on the SWDIO line on falling edge of SWDCK and target will read that data on next SWDCK rising edge (for example, 8-bit header data).
- Host Read Cycle – target sends data on SWDIO line on rising edge of SWDCK and the Host should read that data on next SWDCK falling edge (for example, ACK phase (ACK[2:0]), Read Data (rdata[31:0])).
- The Host should not driver the SWDIO line during TrN phase. During first TrN phase ( $\frac{1}{2}$  cycle duration) of SWD packet, target starts driving the ACK data on the SWDIO line on the rising edge of SWDCK. The host should read the data on the subsequent falling edge of SWDCK. The second TrN phase is 1.5 clock cycles as shown in figure above. Both target and host will not drive the line during the entire second TrN phase (indicated as 'z'). Host should start sending the Write data (wdata) on next falling edge of SWDCK after second TrN phase.

The SWD packet is transmitted in this sequence:

1. The start bit initiates a transfer; it is always logical '1'.
2. The APnDP bit determines whether the transfer is an AP access – '1', or DP access – '0'.
3. The next bit is RnW, which is '1' for read from the device or '0' for a write to the device.
4. The ADDR bits (A[3:2]) are register select bits for the access port or debug port. See [Table 3-2 on page 11](#) for register definition.
5. The parity bit contains the parity of APnDP, RnW, and ADDR bits. This is an even parity bit. If the number of logical 1s in this bit is odd, then the parity must be '1', otherwise it is '0'.

If the parity bit is not correct, the header is ignored by the target device; there is no ACK response. The programming operation should be aborted and retried by doing a device reset.

6. The stop bit is always logic '0'.
7. The park bit is always logic '1' and should be driven high by the host.
8. The ACK bits are device-to-host response. Possible values are shown in [Table C-1](#). Note that ACK in the current SWD transfer reflects the status of the previous transfer. OK ACK means that the previous packet was successful. WAIT response requires a data phase. For a FAULT status, the programming operation should be aborted immediately.

For a WAIT response, if transaction is a read, the host should ignore the data read in the data phase. The target does not drive the line and the host must not check the parity bit as well.

For a WAIT response, if transaction is a write, the data phase is ignored by the target device. But, the host must still send the data to be written, for implementation. The parity data parity bit corresponding to the data should also be sent by the host.

For a WAIT response, it means that the target device is processing the previous transaction. The host can try for a maximum for four continuous WAIT responses to see if OK response is received. If it fails, then programming operation should be aborted and retried.

For a FAULT response, the programming operation should be aborted and retried by doing a device reset.

9. The data phase includes a parity bit (even parity)  
For a Read packet, if the host detects a parity error, then it must abort the programming operation and restart.  
For a Write packet, if the target device detects a parity error the data sent by host, it generates a FAULT ACK response in the next packet.
10. Turnaround (TrN) phase: There is a single cycle turnaround phase between the packet request and the ACK phases, as well as between ACK and the data phases for write transfers as shown in [Figure C-1](#). According to SWD protocol, the TrN phase is used by both the host and target to change the drive modes on their respective SWDIO line. During the first TrN phase after packet request, the target starts driving the ACK data on the SWDIO line on the rising edge of SWDCK in TrN phase. This ensures that the host can read the ACK data on the next falling edge. Thus, the first TrN cycle lasts only half a cycle duration. The second TrN cycle of the SWD packet is one and a half cycle long. Neither the host nor the target device should drive SWDIO line during the TrN phase as indicated by 'z' in [Figure C-1](#).
11. The address, ACK, and read and write data are always transmitted LSB first.
12. According to the SWD protocol, the host can generate any number of SWD clock cycles between two packets with SWDIO low. It is recommended to generate several dummy clock cycles (3) between two packets or make clock free running in IDLE mode.

**Note** The SWD interface can be reset by clocking 50 or more cycles with SWDIO high. To return back to the idle state SWDIO must be clocked low once.

Table C-1. ACK Response for SWD Transfers

ACK[2:0]	SWD
OK	001
WAIT	010
FAULT	100
NACK	111

## Appendix D. Timing Specifications of the SWD Interface



The external host should perform all read or write operations on the SWDIO line on the falling edge of SWDCK. The target device performs read or write operations on SWDIO on the rising edge of SWDCK.

Figure D-1. SWD Interface Timing Diagram




Table D-1. SWD Interface AC Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
f_SWDC	SWDCLK frequency	$3.3\text{ V} \leq V_{DD} \leq 5.0\text{ V}$	–	–	14	MHz
		$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	–	–	8	MHz
T_SWDI_setup	SWDIO input setup before SWDCK high	$T = 1 / f_{SWDC}$	T/4	–	–	ns
T_SWDI_hold	SWDIO input hold after SWDCK high	$T = 1 / f_{SWDC}$	T/4	–	–	ns
T_SWDO_valid	SWDCK high to SWDIO output valid	$T = 1 / f_{SWDC}$	–	–	T/2	ns
T_SWDO_hold	SWDIO output hold after SWDCK high	$T = 1 / f_{SWDC}$	1	–	–	ns

Although the ARM specification does not define the minimum frequency of the SWD bus, the minimum for the CY8C42xx family is 1.5 MHz. It is only needed on the first step to acquire the silicon during the boot window. After that, programming frequency can be as small as needed.

# Appendix E. Electrical Specifications



The critical electrical specifications are captured in the following tables. More information is available in the [CY8C42xx Architecture Technical Reference Manual \(TRM\)](#).

These tables include specifications for  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ ,  $1.71\text{ V} \leq V_{\text{DDD}} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{\text{CCD}} \leq 1.89\text{ V}$ , and  $2.6\text{ V} \leq V_{\text{DDA}} \leq 5.5\text{ V}$ .

Typical values are measured at  $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{DDD}} = V_{\text{CCD}} = 1.8\text{ V}$ , core LDO disabled, and  $V_{\text{DDA}} = 2.7\text{ V}$ .

Table E-1. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
$V_{\text{DD}}$	Digital supply voltage ( $V_{\text{DDD}} = V_{\text{DDA}} = V_{\text{DD}}$ )	With regulator enable	1.80	–	5.50	V
$V_{\text{DDD}}$	Digital supply voltage unregulated	Internally unregulated supply	1.71	1.80	1.89	V
$V_{\text{CCD}}$	Output voltage (for core logic)		–	1.80	–	V
$V_{\text{DDA}}$	Analog supply voltage		1.80	–	5.50	V

DC SIO Specifications (SWD, SPI, and I<sup>2</sup>C pins on Port 0)

Symbol	Description	Conditions	Min	Typ	Max	Units
$V_{\text{IH}}$	Input voltage high threshold	CMOS input	$0.7 \times V_{\text{DD}}$	–	–	V
	LVTTL input, $V_{\text{DD}} < 2.7\text{ V}$		$0.7 \times V_{\text{DD}}$	–	–	
	LVTTL input, $V_{\text{DD}} \geq 2.7\text{ V}$		2	–	–	
$V_{\text{IL}}$	Input voltage low threshold	CMOS input	–	–	$0.3 \times V_{\text{DD}}$	V
	LVTTL input, $V_{\text{DD}} < 2.7\text{ V}$		–	–	$0.3 \times V_{\text{DD}}$	
	LVTTL input, $V_{\text{DD}} \geq 2.7\text{ V}$		–	–	0.8	
$V_{\text{OH}}$	High Output Voltage	$I_{\text{OH}} = 4\text{ mA}$ , $V_{\text{DDD}} = 3.3\text{ V}$	$V_{\text{DD}} - 0.6$	–	–	V
		$I_{\text{OH}} = 1\text{ mA}$ , $V_{\text{DDD}} = 1.8\text{ V}$	$V_{\text{DD}} - 0.5$	–	–	
$V_{\text{OL}}$	Low output voltage	$V_{\text{DDD}} = 3.3\text{ V}$ , $I_{\text{OL}} = 8\text{ mA}$	–	–	0.6	V
		$V_{\text{DDD}} = 1.8\text{ V}$ , $I_{\text{OL}} = 4\text{ mA}$	–	–	0.6	
$V_{\text{HYSTTL}}$	Input Hysteresis LVTTL		44	–	–	mV
$V_{\text{HYSCMOS}}$	Input Hysteresis CMOS		70	–	–	mV

Table E-2. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
$T_{XRST}$	External reset pulse width		1	–	–	us

Table E-3. AC SIO Output Specifications (SWD, SPI, and I<sup>2</sup>C pins on Port 0)

Symbol	Description	Conditions	Min	Typ	Max	Units
$T_{SRISE}$	Rise Time	$V_{DD} = 3.3\text{ V}$ , $C_{LOAD} = 25\text{ pF}$ , fast/strong	2	–	12	ns
		$V_{DD} = 3.3\text{ V}$ , $C_{LOAD} = 25\text{ pF}$ , slow/strong	10	–	60	ns
$T_{SFALL}$	Fall Time	$V_{DD} = 3.3\text{ V}$ , $C_{LOAD} = 25\text{ pF}$ , fast/strong	2	–	12	ns
		$V_{DD} = 3.3\text{ V}$ , $C_{LOAD} = 25\text{ pF}$ , slow/strong	10	–	60	ns

Figure E-1. SIO and GPIO Timing Diagrams

