
## Mux 2\_8x1

```
module m2 1x8(
                                                                                                o_i
       input [7:0] in0,
                                                                              S=1'b1 I0[7:0]
                                                    in1[7:0]
       input [7:0] in1,
                                                                                                      0[7:0]
                                                                                                                         o[7:0]
                                                                            S=default I1[7:0]
      input sel,
                                                    in0[7:0]
                                                                                               S RTL_MUX
      output [7:0] o
                                                                                                          e□
       assign o = sel ? inl:in0;
                                                                                                       n[3:0]
 endmodule
                                                                                                                  RTL_INV
                                                                Hex7Seg
    module hex7seg(
        input [3:0] n,
        input e,
        output [6:0] seg
        wire t0 = ~n[0];
        wire [6:0] te;
        //m8 1e A( .in({n[0],1'b0,t0,1'b0,1'b0,n[0],n[0],1'b0}), .sel(n[3:1]), .e(1'b1), .o(seg[0]));
        m8 le B( .in({1'b0,1'b0,n[0],t0,1'b0,1'b0,1'b0,1'b1}), .sel(n[3:1]), .e(1'b1), .o(seg[1]));
            \verb|m8_1e C(.in(\{1'b0,t0,1'b0,1'b0,1'b0,1'b0,t0,1'b1\}), .sel(n[3:1]), .e(1'b1), .o(seg[2]));\\
            m8 le D( .in({n[0],1'b0,t0,n[0],n[0],t0,1'b0,n[0]}), .sel(n[3:1]), .e(1'b1), .o(seg[3]));
             \label{eq:main_selection}  \mbox{\tt m8\_1e} \ \mbox{\tt E( .in((n[0],n[0],1'b1,n[0],n[0],1'b0,1'b0,1'b0)), .sel(n[3:1]), .e(1'b1), .o(seg[4])); } 
            \verb|m8_1eF(.in(\{n[0],1'b1,1'b0,n[0],1'b0,1'b0,n[0],1'b0))|, .sel(n[3:1]), .e(1'b1), .o(seg[5]))|;
            m8 le G( .in((1'b1,1'b0,1'b0,n[0],1'b0,1'b0,t0,1'b0)), .sel(n[3:1]), .e(1'b1), .o(seg[6]));
        m8_le\ A(.in(\{1'b0,n[0],n[0],1'b0,1'b0,t0,1'b0,n[0]\}),.sel(n[3:1]),.e(1'b1),.o(te[0]));
        m8_le B( .in({l'b1,t0,n[0],l'b0,t0,n[0],l'b0,l'b0}), .sel(n[3:1]), .e(l'b1), .o(te[1]));
        m8_le C( .in({1'b1,t0,1'b0,1'b0,1'b0,1'b0,t0,1'b0}), .sel(n[3:1]), .e(1'b1), .o(te[2]));
        m8_le D( .in({n[0],1'b0,t0,n[0],n[0],t0,1'b0,n[0]}), .sel(n[3:1]), .e(1'b1), .o(te[3]));
        \verb|m8_le E(.in(\{l'b0,l'b0,l'b0,n[0],n[0],l'b1,n[0],n[0]\}), .sel(n[3:1]), .e(l'b1), .o(te[4])); \\
        \verb|m8_le F(.in(\{l'b0,n[0],l'b0,l'b0,n[0],l'b0,l'b1,n[0]\}), .sel(n[3:1]), .e(l'b1), .o(te[5])); \\
        m8_le G( .in({1'b0,t0,1'b0,1'b0,n[0],1'b0,1'b0,1'b1}), .sel(n[3:1]), .e(1'b1), .o(te[6]));
        //assign seg = ~seg;
       assign seg = te;
    endmodule
```

## Mux 2 1

```
module mux2_1(
    input a,
    input b,
    input sel,
    output out
);
    assign out = (~selsa) | (selsb);
endmodule
```

## CountUD3L



```
module countUD3L(
    input clk,
    input Up,
    input Dw,
    input LD,
     input [2:0] D,
    output [2:0] Q,
    output UTC,
    output DTC
    );
    wire enable = LD | (Up ^ Dw);
    //assign LD = 1'b0;
    wire [2:0] Din, ffup, ffdw, outC;
     wire [3:0] tempC2, tempC1, tempC0;
    wire [1:0] selC = {Dw, Up};
    assign ffup[0] = \sim (Q[0]);
    assign ffdw[0] = \sim (Q[0]);
    assign tempC0 = {Q[0], ffdw[0], ffup[0], Q[0]};
    m4_{le} \ b2(.in(tempC0),.sel(selC), .o(outC[0]));// \ mux for choose
    mux2_1 a2(.a(outC[0]), .b(D[0]), .sel(LD), .out(Din[0]));// mux for load
    FDRE #(.INIT(1'b0) ) d2(.C(clk), .R(reset), .CE(1'b1), .D(Din[0]), .Q(Q[0]));
    assign ffup[1] = (Q[1] ^ Q[0]);
    assign ffdw[1] = \sim (Q[1] ^ Q[0]);
     assign tempCl = {Q[1],ffdw[1], ffup[1], Q[1]};
    m4_le bl(.in(tempCl),.sel(selC), .o(outC[1]));// mux for choose
    mux2_1 al(.a(outC[1]), .b(D[1]), .sel(LD), .out(Din[1]));// mux for load
    FDRE #(.INIT(1'b0) ) dl(.C(clk), .R(reset), .CE(1'b1), .D(Din[1]), .Q(Q[1]));
    assign ffup[2] = (Q[2] ^ (Q[0] \epsilon Q[1]));
    assign ffdw[2] = \sim (Q[2] ^ (Q[0]|Q[1]));
    assign tempC2 = {Q[2],ffdw[2], ffup[2], Q[2]};
    m4_le b0(.in(tempC2),.sel(selC), .o(outC[2]));// mux for choose
    mux2_1 a0(.a(outC[2]), .b(D[2]), .sel(LD), .out(Din[2]));// mux for load
FDRE #(.INIT(1'b0)) d0(.C(clk), .R(reset), .CE(1'b1), .D(Din[2]), .Q(Q[2]));
    assign UTC = (Q[2] \in Q[1] \in Q[0]);
    assign DTC = (\sim Q[2] \epsilon \sim Q[1] \epsilon \sim Q[0]);
```

endmodule

## CountUD5L

```
module countUD5L(
                                                           assign ffup[3] = (Q[3] ^ (Q[0] & Q[1] & Q[2]));
    input clk,
                                                           assign ffdw[3] = \sim (Q[3] ^ (Q[0]|Q[1]|Q[2]));
    input Up,
                                                           assign tempC3 = {Q[3],ffdw[3], ffup[3], Q[3]};
    input Dw,
                                                           m4_le b3(.in(tempC3),.sel(selC), .o(outC[3]));// mux for choose
    input LD,
                                                           mux2_1 a3(.a(outC[3]), .b(D[3]), .sel(LD), .out(Din[3]));// mux for load
    input [4:0] D,
                                                           FDRE #(.INIT(1'b0)) d3(.C(clk), .R(reset), .CE(1'b1), .D(Din[3]), .Q(Q[3]));
    output [4:0] Q,
    output UTC,
                                                           assign ffup[4] = (Q[4] ^ (Q[0] \epsilon Q[1] \epsilon Q[2] \epsilon Q[3]));
    output DTC
                                                           assign ffdw[4] = \sim(Q[4] \land (Q[0]|Q[1]|Q[2]|Q[3]));
    );
                                                           assign tempC4 = {Q[4],ffdw[4], ffup[4], Q[4]};
                                                           m4_le b4(.in(tempC4),.sel(selC), .o(outC[4]));// mux for choose
    wire enable = LD | (Up ^ Dw);
                                                           mux2_1 a4(.a(outC[4]), .b(D[3]), .sel(LD), .out(Din[4]));// mux for load
    //assign LD = 1'b0;
                                                           FDRE #(.INIT(1'b0)) d4(.C(clk), .R(reset), .CE(1'b1), .D(Din[4]), .Q(Q[4]));
    wire [4:0] Din, ffup, ffdw, outC;
    wire [3:0] tempC2,tempC1,tempC0,tempC3,tempC4;
                                                           assign UTC = (Q[4] \in Q[3] \in Q[2] \in Q[1] \in Q[0]);
    wire [1:0] selC = {Dw, Up};
                                                           assign DTC = (\sim Q[4] \epsilon \sim Q[3] \epsilon \sim Q[2] \epsilon \sim Q[1] \epsilon \sim Q[0]);
    assign ffup[0] = \sim(Q[0]);
                                                           endmodule
    assign ffdw[0] = \sim(Q[0]);
    assign tempC0 = {Q[0],ffdw[0], ffup[0], Q[0]};
    m4_le b2(.in(tempC0),.sel(selC), .o(outC[0]));// mux for choose
    mux2_1 a2(.a(outC[0]), .b(D[0]), .sel(LD), .out(Din[0]));// mux for load
    FDRE #(.INIT(1'b0) ) d2(.C(clk), .R(reset), .CE(1'b1), .D(Din[0]), .Q(Q[0]));
    assign ffup[1] = (Q[1] ^ Q[0]);
    assign ffdw[1] = \sim(Q[1] ^ Q[0]);
    assign tempCl = {Q[1],ffdw[1], ffup[1], Q[1]};
    m4_le bl(.in(tempCl),.sel(selC), .o(outC[1]));// mux for choose
    mux2_1 al(.a(outC[1]), .b(D[1]), .sel(LD), .out(Din[1]));// mux for load
    FDRE #(.INIT(1'b0)) dl(.C(clk), .R(reset), .CE(1'b1), .D(Din[1]), .Q(Q[1]));
    assign ffup[2] = (Q[2] ^ (Q[0] \epsilon Q[1]));
    assign ffdw[2] = \sim (Q[2] ^ (Q[0]|Q[1]));
    assign tempC2 = {Q[2],ffdw[2], ffup[2], Q[2]};
    m4_le b0(.in(tempC2),.sel(selC), .o(outC[2]));// mux for choose
    mux2_1 = 0 (.a(outC[2]), .b(D[2]), .sel(LD), .out(Din[2]));// mux for load
    FDRE #(.INIT(1'b0) ) d0(.C(clk), .R(reset), .CE(1'b1), .D(Din[2]), .Q(Q[2]));
```

