

## Atomics, the visibility Problem and Cache Lines

Safe concurrent operations Integer operations

Stefan Schindler @dns2utf8

Thursday, 17. November 2020

hosted by Rust Meetup Linz

### **Table of contents**

- 1. Introduction
- 2. Integer Data
- 3. Watching a value from another thread
- 4. Atomic Operations
- 5. Cache Lines
- 6. Conclusion

Introduction

#### Who I am?

My name is Stefan and I ...

- study Computer Science at JKU (MSc)
- started with Rust in 2015
- maintain crates: threadpool, wipe\_buddy, son\_grid\_engine, ... some more
- organize RustFest.eu Replay 2020 at Watch.RustFest.Global
- talk about Rust
- am looking for rusty projects

### What will we learn tonight?

- What is a Symbol?
- What is a Register?
- What is an Atomic Operation?
- What is the visibility problem?
- How to solve it?
- What arc CPU Caches?
- What is a Cache Line?

### Before we begin: Common tools

- cargo run --release speedup your binary by 40x (or more)
- cargo watch -x check -x fmt -x run
  keep your code tidy

### Before we begin: Why?

- Programming should be easy
- Machines are powerfull and Python 3 is better to understand




Figure 1: Istopo of my Ryzen 3700U

**Integer Data** 

#### Where is index?

```
let data = vec! [42, 42, 42, 42];
let mut index = 0; // <-- what is the type of index?
let length = data.len();
while index < length {</pre>
    println!("{}: {}", index, data[index]);
    index += 1
and where will it be stored at runtime?
```

#### Where is index? Answers

```
let data = vec![42, 42, 42, 42];
let mut index = 0; // <-- what is the type of index?
let length = data.len();
while index < length {
    println!("{}: {}", index, data[index]);
    index += 1
}</pre>
```

- *index* is *usize*, propagates from *data[index]*
- index lives in rsp and the loop gets unrolled completely by llvm

Watching a value from another

thread

#### Scenario

- Control thread allocates global memory for threshold
- Thread<sub>Watcher</sub> will wait for threshold to change value, then collect samples on how long
  it took and finally report to the user
- Thread<sub>Counter</sub> is waiting over input from the world and updates threshold, in our case simply update everytime

```
use std::{ thread::{sleep, spawn}, time::Duration };
#[allow(non upper case globals)]
static mut threshold: isize = 0;
const MAX TEST: usize = 100000;
fn main() {
  let counter = spawn(|| {
    loop {
      // note: mutable statics can be mutated by multiple
      // threads: aliasing violations or data races will
      // cause undefined behavior
      unsafe {
          threshold = (threshold + 1) % 100:
          //println!("counter: {}", threshold);
```

```
let watcher = spawn(|| {
    sleep(Duration::from millis(500));
    let mut history = Vec::with capacity(MAX TEST);
    let mut last = unsafe { threshold };
    let mut count = 0;
    for in 0..MAX TEST {
        let threshold local = unsafe { threshold };
        if last == threshold local {
            count += 1;
        } else {
            history.push((last, count));
            last = threshold local:
                                          count = 0:
    history
});
```

What kind of output would you expect?

### Debug mode

Now we want more speed. What to do?

### Debug mode

```
[ ...
    (88, 0), (93, 0), (98, 0), (4, 0), (10, 0),
    (15, 0), (20, 0), (26, 0), (31, 0), (36, 0),
    (41, 0), (46, 0), (53, 0), (58, 0), (63, 0)
]
n transitions recorded: 99769
```

#### Release mode

LJ n transitions recorded: 0

What happend? Why did it stop working? Feel free to guess

### Monitor data thread - 5

```
A new counter function:
let _counter = spawn(|| {
  let threshold_ptr = unsafe {
                         &mut threshold as *mut isize };
  loop {
      unsafe {
          write_volatile(
            threshold_ptr,
            (read volatile(threshold ptr) + 1) % 100);
});
```

# **Atomic Operations**

#### **Atomic Access**

From page 117 section 7.3.2 [2]

Cacheable, naturally-aligned single loads or stores of up to a quadword are atomic on any processor model, as are misaligned loads or stores of less than a quadword that are contained entirely within a naturally-aligned quadword. Misaligned load or store accesses typically incur a small latency penalty. Model-specific relaxations of this quadword atomicity boundary, with respect to this latency penalty, may be found in a given processor's Software Optimization Guide. Misaligned accesses can be subject to interleaved accesses from other processors or cache-coherent devices which can result in unintended behavior.

Atomicity for misaligned accesses can be achieved where necessary by using the **XCHG** instruction or any suitable **LOCK**-prefixed instruction. Note that misaligned locked accesses may incur a significant performance penalty on various processor models.

### The LOCK prefix F0

From page 112 section 3.5.1.3 [1]

The LOCK prefix causes certain read-modify-write instructions that access memory to occur atomically. The mechanism for doing so is implementation-dependent (for example, the mechanism may involve locking of data-cache lines that contain copies of the referenced memory operands, and/or bus signaling or packet-messaging on the bus). The prefix is intended to give the processor exclusive use of shared memory operands in a multiprocessor system.

The prefix can only be used with forms of the following instructions that write a memory operand: ADC, ADD, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XADD, XCHG, and XOR. An invalid-opcode exception occurs if LOCK is used with any other instruction.

For further details on these prefixes, see "Lock Prefix" in Volume 3 [3].

#### **Performance differences**

Old Intel performance for Atomic Interger Operation: 20 - 120 cycles

Old AMD performance for Atomic Integer Operation: 40 cycles

 $Most\ recent\ AMD\ architecture [1]\ online\ TODO...$ 

```
Let s be clever and fast!
const N_PARTIES: usize = 4;
const N_INCREMENTS: usize = 100000;
static GLOBAL_COUNTER: usize = 0;
```

```
pub fn counter race() {
    (0..N PARTIES).map(| i| {
        spawn(move | | {
  let counter ptr = unsafe { &mut GLOBAL COUNTER as *mut usize };
            for _ in 0..N_INCREMENTS {
                unsafe {
  write_volatile(counter_ptr, read_volatile(counter_ptr) + 1);
        })
    })
    .collect::<Vec< >>() .into iter()
    .for_each(|t| t.join().expect("counter thread failed"));
let counter ptr = unsafe { &mut GLOBAL COUNTER as *mut usize };
    println!("expected: {}, got: {}", N PARTIES * N INCREMENTS,
            unsafe { read volatile(counter ptr) });
```

#### read\_volatile and write\_volatile

expected: 400000, got: 129861

What to do?

What do we know about the result? Do we have a lower band of what we can expect?

```
static GLOBAL ATOMIC COUNTER: AtomicUsize = ATOMIC USIZE INIT;
pub fn counter race atomic() {
    (0..N PARTIES).map(| | {
        spawn(|| {
            for _ in 0..N_INCREMENTS {
                GLOBAL ATOMIC COUNTER.fetch add(1, Ordering::Relaxed);
        })
    7)
    .collect::<Vec< >>()
    .into iter()
    .for_each(|t| t.join().expect("counter thread failed"));
println!("expected: {}, got: {}", N PARTIES * N INCREMENTS,
        GLOBAL ATOMIC COUNTER.load(Ordering::SeqCst));
```

### read\_volatile and write\_volatile

expected: 400000, got: 129861

#### Atomic .fetch\_add and .load

expected: 400000, got: 400000

Hurray!

## Cache Lines

#### What are Cache Lines?

The smalest unit the L1 Cache can manage




Figure 2: Istopo of my Ryzen 3700U

#### What are Cache Lines?




Figure 3: Architecture diagram of one CPU core (by AMD)

#### How can we measure this?

#### Consider this Scenario:

- We have one *struct* for performance accounting
- Multiple Threads are updating these Number constantly
- Does the measurement impact the performance?

## What is the setup?

```
The work function:
let atom: T = Atom::new();
let mut ax = vec![]:
for i in 0..n threads {
    let r = unsafe { transmute::<&AtomicUsize, &'static AtomicUsize>(atom.get_ref
    ax.push(r);
    pool.execute(move || {
        for i in 0..1 000 000 {
            //black box(r.store(i, Ordering::Relaxed));
            black_box(r.store(i, Ordering::SeqCst));
    });
```

#### Our test structs

```
structs with 8 fields named a ...=h:
struct Normal {
    a: AtomicUsize, ... }
\#[repr(align(64))]
struct NormalSized {
    a: AtomicUsize, ... }
// 64 Byte <- size of cache line
#[repr(align(64))]
struct Align64<T>(T);
#[repr(align(64))]
struct CacheLineAware {
    a: Align64<AtomicUsize>,
```

```
8,054,593 ns/iter (+/- 760,681)
test normal1
                       ... bench:
test normal2
                       ... bench:
                                   25,851,504 ns/iter (+/- 11,977,191)
                                   39.374.562 ns/iter (+/- 7.768.291)
test normal3
                       ... bench:
                                   52,922,351 ns/iter (+/- 5,768,404)
test normal4
                       ... bench:
test normal5
                       ... bench:
                                   66,514,126 ns/iter (+/- 5,448,601)
test normal6
                       ... bench:
                                   84,661,691 ns/iter (+/- 9,735,157)
test normal7
                       ... bench: 99.196.025 ns/iter (+/- 6.974.525)
test normal8
                       ... bench: 113,394,155 ns/iter (+/- 6,017,789)
```

```
... bench:
                                   8,702,710 ns/iter (+/- 2,785,852)
test normal sized1
test normal_sized2
                       ... bench:
                                   25,069,811 ns/iter (+/- 11,624,638)
test normal sized3
                       ... bench:
                                   39,223,126 ns/iter (+/- 12,385,578)
                       ... bench:
                                   52,666,643 ns/iter (+/- 12,402,881)
test normal sized4
test normal sized5
                       ... bench:
                                   68,778,176 ns/iter (+/- 10,210,781)
test normal sized6
                       ... bench:
                                   84,908,780 ns/iter (+/- 8,879,962)
                                   99.151.931 ns/iter (+/- 7.542.983)
test normal sized7
                       ... bench:
test normal sized8
                       ... bench: 113,209,912 ns/iter (+/- 14,485,064)
```

```
test cache_line_aware1 ... bench:
                                      8,706,154 \text{ ns/iter} (+/-1,502,185)
                                     9.487.069 \text{ ns/iter (+/- 1,498,863)}
test cache_line_aware2 ... bench:
test cache line aware3 ... bench:
                                     9,773,357 ns/iter (+/- 4,312,256)
test cache line aware4 ... bench:
                                     9,582,228 ns/iter (+/- 1,264,350)
                                     10.096.429 ns/iter (+/- 8.984.253)
test cache line aware5 ... bench:
test cache line aware6 ... bench:
                                     10.605.775 \text{ ns/iter (+/- } 9,619,742)
                                     10.674.727 \text{ ns/iter } (+/-7.516.734)
test cache line aware7 ... bench:
test cache line aware8 ... bench:
                                     14,478,468 ns/iter (+/- 13,228,905)
```

```
test normal8 ... bench: 113,394,155 ns/iter (+/- 6,017,789) test normal_sized8 ... bench: 113,209,912 ns/iter (+/- 14,485,064) test cache_line_aware8 ... bench: 14,478,468 ns/iter (+/- 13,228,905)
```

### How much can we improove with Ordering::Relaxed?

```
test normal8 ... bench: 9,473,450 ns/iter (+/- 3,548,383) test normal_sized8 ... bench: 12,143,945 ns/iter (+/- 3,574,302) test cache_line_aware8 ... bench: 1,712,897 ns/iter (+/- 1,513,449)
```

**Conclusion** 

### **Summary**

Multi-Thread-Programms require atomic operations. Using them with an abstraction allows us

- 1. to keep the development speed up
- 2. focus on other problems that managing threads
- 3. Hardware details do not have to fit in your mind at the same time

Slides: dns2utf8/atomics\_and\_visibility\_problem

**Questions?** 

### Manipulate data in RAM - 0

What if we have a list of objects and we need the value furthest away from Zero?

```
fn absolute_max(result: &mut i64, list: &Vec<i64>) {
    for i in list {
        let abs = if i < 0 { -i } else { i };
        if result < abs {
            result = i;
        }
    }
}</pre>
```

Quick question: Where is the data? and why does it not compile?

### Manipulate data in RAM - 1

Making it compile with rust reveals the problem:

```
fn absolute max(result: &mut i64, list: &Vec<i64>) {
    for i in list {
        let i = *i;
        let result local = *result;
        let abs i = if i < 0 { -i } else { i };</pre>
        let abs r = if result local < 0 { -result local } else { result local };</pre>
        if abs r < abs i {
            *result = i:
Full source: https://play.rust-lang.org/?gist=
```

11b541f0b4165f1cc39472c15f494a00&version=stable&mode=debug&edition=2015

#### References i



AMD, Reading, MA.

AMD64 Architecture Programmes's Manual, Volume 1: Application Programming, December 2017.

Revision 3.22: amd.com/system/files/TechDocs/24592.pdf.



AMD, Reading, MA.

AMD64 Architecture Programmes's Manual, Volume 2: System Programming, September 2018.

Revision 3.30: amd.com/system/files/TechDocs/24594.pdf.



AMD, Reading, MA.

AMD64 Architecture Programmes's Manual, Volume 3: General-Purpose and System Instructions, May 2018.

Revision 3.26: amd.com/system/files/TechDocs/24594.pdf.