1. Truth Table for the 2-bit Arithmetic and Logic Units

Inputs		Eq	Equal Greater Less Arithm		metic	netic Output		
A1	A0 I	B1	B0 M	agnitude(E) A	A >B A <	B Oper	ration	
0	0	0	0	1	0	0	Multiply	00
0	0	0	1	0	0	1	Add	01
0	0	1	0	0	0	1	Add	10
0	0	1	1	0	0	1	Add	11
0	1	0	0	0	1	0	Subtract	01
0	1	0	1	1	0	0	Multiply	00
0	1	1	0	0	0	1	Add	11
0	1	1	1	0	0	1	Add	10
1	0	0	0	0	1	0	Subtract	01
1	0	0	1	0	1	0	Subtract	10
1	0	1	0	1	0	0	Multiply	10
1	0	1	1	0	0	1	Add	01
1	1	0	0	0	1	0	Subtract	11
1	1	0	1	0	1	0	Subtract	10
1	1	1	0	0	1	0	Subtract	01
1	1	1	1	1	0	0	Multiply	11

From the above truth table logical expressions for each output can be expressed as follows:

A = B : A1'A0'B1'B0' + A1'A0B1'B0 + A1A0B1B0 + A1A0'B1B0'

: A1'B1' (A0'B0' + A0B0) + A1B1 (A0B0 + A0'B0')

: (A0B0 + A0'B0') (A1B1 + A1'B1')


: (A0 Ex-Nor B0) (A1 Ex-Nor B1)

A < B : A1'B1 + A0'B1B0 + A1'A0'B0

A > B : A1B1' + A0B1'B0' + A1A0B0'

```
selected out tut solution
                                                    Add
                                      inputzio1
 Input 1: (A=00 1B=00)
                                                      output=11
 multiply:
     00 00 = 00
                           output=00
 Input 2: (A = 00, B = 01)
  Arithmetic operation: Add
      +00
                        output= 01
         01
Input 3: (A=00, B=10)
   Arithmetic operation; Add
   10
                      Output = 10
    10
Input 4: (A=00, B=11)
Arithmetic operation : Add
                     output = 11
infut 5; (A=01, B=-00)
                          output = 01
 Subtract.
Input 6: (A=01 B=01)
   multiply 01.01 = 01
 Multipleocer selection
 The control signals dictate which output
  Since E=1 Choth Ad Bare equal)
 is choses
 the multiplexers select the output of
the multiplier and Fo = 0 output=00
where Fi = 0 and Fo = 0
```

Logic circuit diagram



2. A Finite State Machine has an ending input, it is made up of two types, that's finite state machine with output and finite state machine without output. In the given question finite state machine without output can be used. (Deterministic Finite State Automata).

Diagram's explanation From the question, E=10,17 (input alphabet) Q= Set of all stages (A,B,C,D,E,D) F=KE) (final state) Starting from A, we move to state B when the input was O, it at ain the state A whenever the adopt is 1. State B also foot attains an otent of and reads it broke state A it moves to C with an input of O where state C also moves A it moves to C with an input of O where state C also moves A tate D whenever the adopt is I and finally state D passes on to A state E (final state) which give out the responsed answer that is And with E final state) we exist with 2 consecutive I, Iwi wends with E final state) we exist with 2 consecutive I, Iwi has town length string their Cooll, OIII, ~ ISII. If
26. Transition table for the finite State Madine
States of Inputs, Explanation; When either of the A B A state citating an input B C A E = (0,1) I where does it go, C C D does it stay in the some states B B E ON It moss to ancher state. E E E

b. **JK flip flop:** The JK flip flop is just like the **SR Flip flop** but there are some slide changes in the JK's. with Jk flip flop there is no change in the state when both J and K are **low.** To get better understanding of the JK flip flop there is a need to know everything about the NAND gate, especially their truth table.

NAND Gate Truth Table

Α	В	С	AND Output	NAND
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

Explanation: NAND Gate is the complement of the AND Gate, where 0 changes to 1 and 1 changes to 0

with the help of the **NAND** gate, we can derive characteristics table, k-map and the excitation table for JK flip flop.


Characteristics Table for JK flip flop.

J	К	\mathbf{Q}_{n}	Q _{n+1}		
х	Х	0/1	0/1	Q _n	
0	0	0	0	Qn	
0	0	1	1	Q n	
0	1	0	0	Reset	
0	1	1	0	(0)	
1	0	0	1	Set(1)	
1	0	1	1	Jet(1)	
1	1	0	1	Q _{n'} Toggle	
1	1	1	0	ioggie	

Explanation:

- a. When J and K are zero(Qn) the flip flop will return its current state.
- **b.** When J is 0 and K is 1, irrespective of the previous state the current state will be 0 for both.
- c. Also, when j is 1 and k is 0 the current state will be 1, irrespective of the previous state.
- d. When both J and K are 1 there would be a toggle where 1 will have a complement of 0 and too will have a complement of 1.

From the table we can draw a k-map to simplify the expression. From the table the minterms(m2, m3, m4 and m6) had an output of 1 each in the current state(Q_{n+1}), therefore we draw a k-map to simplify the given expression.



JK flip flop Excitation Table

Qn	Q _{n+1}	J	K	Description from characteristic table
0	0	0	х	In Qn and reset column J is not changing but K is changing.
0	1	1	Х	From set and toggle column j is not changing but k is changing, so we assign it to x
1	0	х	1	From reset and toggle column j is changing but k remains 1.
1	1	х	0	Toggle happens here, meaning we complement Qn for toggle state.

Circuit diagram for the JK flip flop

