#### **CONFIDENTIAL**



## 1. Overview

#### 1.1 Overview

This manual explains the driver module (this module) that controls the Memory Management Unit for H/W IP (IPMMU) on R-Car H3/M3/M3N/E3/D3/V3U and R-Car V3H Ver.2.0.

#### 1.2 Function

This module controls IPMMU that is compatible with the ARMv8 Virtual Memory System Architecture (VMSA) page tables. It is based on Input/Output MMU (IOMMU) framework of standard Linux.

Table 1.1 Function list (R-Car H3/M3/M3N/D3/E3/V3H)

H/W Features	S/W Functions Support Status
MMU architecture compatible with Armv8 VMSAv8-64 and VMSAv8-32 including the LPAE	Only support for VMSAv8-32
Support Privileged space Mapping Buffer (PMB) address translation	Not support
Page size information in VMSAv8-32	Only support 4KB page size
Support Performance monitoring for Armv8 VMSAv8-64 and VMSAv8-32 LPAE	Not support
Stage-2 Address Translation support	Not support
Support multiple Operating System (OS-ID)	Not support
Secure/Non-Secure bank support	Support Non-Secure bank only
Number of the MMU context support	8
Number of micro-TLB support	32
Support Error Handling	Not support
Provide address translation for bus masters outside of the CPU	Support
Support ASID	Not support
System Suspend to RAM	Support (*), except for R-Car D3/V3H Ver.2.0 (**)

#### Note:

<sup>\*</sup> This feature is enabled by default, please refer to R-Car Series, 3rd Generation Power Management Software User's Manual for more details.

<sup>\*\*</sup> R-Car D3/V3H Ver.2.0 does not support System Suspend to RAM.

## Table 1.2 Function list (R-Car V3U)

H/W Features	S/W Functions Support Status
MMU architecture compatible with Armv8 VMSAv8-64 and VMSAv8-32 including the LPAE	Only support for VMSAv8-32
Support Privileged space Mapping Buffer (PMB) address translation	Not support
Page size information in VMSAv8-32	Only support 4KB page size
Support Performance monitoring for Armv8 VMSAv8-64 and VMSAv8-32 LPAE	Not support
Stage-2 Address Translation support	Not support
Support multiple Operating System (OS-ID)	Not support
Region-ID	Not support
Secure/Non-Secure bank support	Support Non-Secure bank only
Number of micro-TLB support	64
Number of the MMU context support	16
MMU QoS setting	Not support
Support Error Handling	Not support
Provide address translation for bus masters outside of the CPU	Support
Support ASID	Not support
System Suspend to RAM	Not support (*)

## Note:

<sup>\*</sup> Please refer to the latest R-Car Series, 3rd Generation BSP Software Release Note for more detail.

## 1.3 Reference

#### 1.3.1 Standard

There is no reference document on standards.

#### 1.3.2 Related Document

The following table shows the document related to this module.

**Table 1.3 Related Documents** 

Reference No.	Issue	Title	Edition	Date
-	Renesas Electronics	R-Car Series, 3rd Generation User's Manual: Hardware	Rev.2.20	Jun. 30, 2020
-	Renesas Electronics	R-Car V3H_2 Additional Document for User's Manual: Hardware	Rev.0.50	Jul. 31, 2020
-	Renesas Electronics	R-Car V3U Series User's Manual	Rev.0.5	Jul. 31, 2020
-	Renesas Electronics	R-CarH3-SiP System Evaluation Board Salvator- X Hardware Manual RTP0RC7795SIPB0011S	Rev.1.09	May. 11, 2017
-	Renesas Electronics	R-CarM3-SiP System Evaluation Board Salvator- X Hardware Manual RTP0RC7796SIPB0011S	Rev.0.04	Oct. 3, 2016
-	Renesas Electronics	R-CarH3-SiP/M3-SiP/M3N-SiP System Evaluation Board Salvator-XS Hardware Manual	Rev.2.04	Jul. 17, 2018
-	Renesas Electronics	R-CarE3 System Evaluation Board Ebisu Hardware Manual RTP0RC77990SEB0010S	Rev.0.03	Apr. 11, 2018
-	Renesas Electronics	R-CarE3 System Evaluation Board Ebisu-4D (E3 board 4xDRAM) Hardware Manual	Rev.1.01	Jul. 19, 2018
-	Renesas Electronics	R-CarD3 System Evaluation Board Hardware Manual RTP0RC77995SEB0010S	Rev.1.20	Jul. 25, 2017
-	Renesas Electronics	R-CarV3U System Evaluation Board Falcon Hardware Manual	Rev.0.01	Sep. 11, 2020
-	Renesas Electronics	R-CarV3H System Evaluation Board Condor-I Hardware Manual	Rev.0.02	Nov. 11, 2019

## 1.4 Restrictions

Below table shows the correction status on R-Car series, 3rd Generation.

Table 1.4 Correction status on R-Car Series, 3rd Generation

H/W	R-Car Series, 3rd Generation								
Restriction list	R-Car H3 Ver.2.0	R-Car H3 Ver.3.0	R-Car M3 Ver.1.x	R-Car M3 Ver.3.0	R-Car M3N Ver.1.1	R-Car D3	R-Car E3 Ver.1.x	R-Car V3U	R-Car V3H Ver.2.0
Restriction No.71#1	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.71#2	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.71#3	No	Yes	No	Yes	Yes	No	Yes	Yes	Yes
Restriction No.71#5	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.71#6	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.71#7	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.71#8	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.71#9	No	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes
Restriction No.100	No	Yes	No	Yes	No	No	No	Yes	Yes
Restriction No.102	No	No	No	No	No	No	No	No	No

#### 1.4.1 Known issues

#### [H/W Restriction No.71 #1]

micro-TLB performs wrong address translation when individual micro-TLB flush or micro-TLB context referenced IPMMU(cache) flush operation is executed during ongoing bus master activity.

Workaround: Flush IPMMU (cache) or micro-TLB operation must only be performed while corresponding bus master is idle (no bus activity). However, it's not implemented on IPMMU driver.

#### [H/W Restriction No.71 #2]

Two notification for IPMMU in conjunction with DMA has to be considered:

Notification 1: Enabling IPMMU address translation for more than one channel per SYS-DMAC/RT-DMAC/AUDIO-DMAC module does not work correctly.

Notification 2: When IPMMU is enabled and DMAC transfer of 16 bytes or more is performed, read data transactions from DRAM might be interleaved with IPMMU address translation maintenance bus transactions. As a result, the ongoing DMA data transfer operation might hang-up.

#### Workaround:

#### For notification 1:

If more than one channel per DMAC is being used, disable IPMMU and use descriptor based transfer mode
operating on physical address ranges. Consequently, DMACs have to be controlled by host OS in virtualized
environment.

#### For notification 2:

- When using IPMMU, restrict DMA transfer not to exceed 16 bytes.
- Do not use the IPMMU address translation function. Access to 40-bit address space can be enabled by using DMAC extended address function register.
- Hang-up can be avoided by restricting the DMA data transfer to MMU page boundaries i.e. when 1 GB MMU page granularity is used, DMA transfer might be performed within 1 GB page boundaries.

The workaround requires disable IPMMU address translation function. However, it's not implemented on IPMMU driver.

#### [H/W Restriction No.71 #6]

4K page TLB merge functionality (default setting) in IPMMU(main) is not supported.

Workaround: Disable 4 KB page TLB merging functionality before enabling IPMMU functionality. However, it's not implemented on IPMMU driver.

#### [H/W Restriction No.71 #7]

Automatic IPMMU context selection by os\_id passing mechanism does not work correctly in IPMMU-PV (3D GPU) and IPMMU-VC (iVDP1c & VCP4).

Workaround: For multiple MMU context use case:

- In case of 3D GPU virtualization, 3D GPU MMU is to be used instead of IPMMU.
- In case of video codec virtualization, separation and arbitration of guest OS video codec functionality is to be implemented by the host OS driver.

#### [H/W Restriction No.71 #9]

When the addresses from multiple translation requests consecutively hit TLB entries in the IPMMU(cache) (used for a single domain), addresses are either incorrectly translated or stalling condition is being reached.

Workaround: The software workaround is to disable TLB function of all IPMMU caches.

For R-Car M3 Ver.1.x, the TLB function of all IPMMU caches is disabled by hardware.

The following table shows that on R-Car H3 Ver.2.0, IPL disables TLB function of IPMMU caches which belong to always-on power domain. However, disabling A3VP, A3VC, A3IR power domain is not implemented on IPMMU driver.

Table 1.5 IPL disables TLB cache function of IPMMU caches (always-on power domain) on H3 Ver.2.0

IPMMU cache	Power Domain	IPL
IPMMU-VI0	Always-on	$\sqrt{}$
IPMMU-VI1	Always-on	$\sqrt{}$
IPMMU-VP0	A3VP	-
IPMMU-VP1	A3VP	-
IPMMU-VC0	A3VC	-
IPMMU-VC1	A3VC	-
IPMMU-PV0	Always-on	$\sqrt{}$
IPMMU-PV1	Always-on	$\sqrt{}$
IPMMU-PV2	Always-on	$\sqrt{}$
IPMMU-PV3	Always-on	√
IPMMU-IR	A3IR	-
IPMMU-HC	Always-on	$\sqrt{}$
IPMMU-RT	Always-on	$\sqrt{}$
IPMMU-MP	Always-on	√
IPMMU-DS0	Always-on	$\sqrt{}$
IPMMU-DS1	Always-on	√

#### [H/W Restriction No.100]

When the timing of entry replacement of the TLB cache in the hierarchical IPMMU and the TLB flush occur at the same time, the address translation information may not be returned correctly in some cases.

Workaround: The software workaround is to disable TLB function of all IPMMU caches.

For R-Car H3 Ver.2.0, M3 Ver.1.x, the software workaround is same as [H/W Restriction No.71 #9]

The following table shows that on R-Car M3N Ver.1.1 and E3 Ver.1.x, IPL disables TLB function of IPMMU caches which belong to always-on power domain. However, disabling A3VP, A3VC, A3IR power domain is not implemented on IPMMU driver.

Table 1.6 IPL disables TLB cache function of IPMMU caches (always-on power domain) on M3N Ver.1.1

IPMMU cache	Power Domain	IPL
IPMMU-VI0	Always-on	V
IPMMU-VP0	A3VP	-
IPMMU-VC0	A3VC	-
IPMMU-PV0	Always-on	V
IPMMU-HC	Always-on	V
IPMMU-RT	Always-on	V
IPMMU-MP	Always-on	V
IPMMU-DS0	Always-on	V
IPMMU-DS1	Always-on	V

Table 1.7 IPL disables TLB cache function of IPMMU caches (always-on power domain) on E3 Ver.1.x

IPMMU cache	Power Domain	IPL
IPMMU-VI0	Always-on	V
IPMMU-VP0	Always-on	V
IPMMU-VC0	A3VC	-
IPMMU-PV0	Always-on	V
IPMMU-HC	Always-on	V
IPMMU-RT	Always-on	V
IPMMU-MP	Always-on	V
IPMMU-DS0	Always-on	V
IPMMU-DS1	Always-on	V

#### 1.4.2 Closed issues

#### [H/W Restriction No.71 #3]

PMB Address translation is not working correctly in 2 stage address translation mode.

This module doesn't support PMB address translation. Therefore, this issue is not applicable.

#### [H/W Restriction No.71 #5]

Using 2 stage address translation will always generate internal 4K page granularity translation requests for 2nd stage translation.

This module supports 4 KB page size only. Therefore, this issue is not applicable.

#### [H/W Restriction No.71 #8]

Two different behaviors in case of assigned page sizes:

Case 1: When 512MB page size is used, which is supported by ARMv8 VMSAv8-64s, an incorrect address translation might occur.

Case 2: When 64KB page size is set it will be treated as 4KB page size

This module supports VMSAv8-32 only. Therefore, this issue is not applicable.

#### [H/W Restriction No.85]

In case of the usage which allocate the Page Table of IPMMU to SystemRAM, deadlock will be occurred when there are Page Table Walk by IPMMU and DRAM access by IPs.

This module doesn't support SystemRAM. Therefore, this issue is not applicable.

#### [H/W Restriction No.102]

In case applying a virtual address space equal or less than 128MB, an unexpected interrupt is generated by TBL flush operation.

When the virtual address space is set to 128MB or less in the TSZ0/TSZ1 field of IMTTBCRn registers, a not valid conversion/translation fault by the TLB flash operation is detected and an interrupt is generated, if the interrupt is activated by IMCTRn registers.

Workaround: Avoid using the virtual address space to 128 MB or less.

Step1) Set TSZ 0 and TSZ 1 for 256 MB ([VMSAv 8-64] TSZ 0/TSZ 1 = 6'h24 or [VMSAv 8-32] TSZ 0/TSZ 1 = 3'h4) Step2) Set TLB to restrict unnecessary higher virtual address space 128MB

This module doesn't apply a virtual address space equal or less than 128MB. Therefore, this issue is not applicable.

#### 1.5 Notice

- When IPMMU support is enabled, there is a possibility of performance degradation because of the translation fault and management overhead such as a page table walk.
- Some TLB maintenances between an IPMMU and the connected micro-TLBs are performed automatically by hardware. In case that the flush operation is performed via IMCTRn (IMCTRn FLUSH=1), all the micro-TLB which is related to the same MMU tables are applied the TLB flush and clear the all TLB entry in micro-TLB.
- The IPMMU has two register banks, for secure and non-secure modes. Besides H/W restriction No. 85, secure mode operation has not been documented clearly. Therefore, it's currently not implemented in this module.
- The number of contexts varies with generation and instance. For R-Car Series, 3rd Generation, R-Car V3H they supports 8 contexts and for R-Car V3U, it supports 16 contexts.
- R-Car V3H Ver.2.0 DOESN'T support IPMMU.
- In current IPMMU driver implementation, each context is mapped to one domain. One domain is associated with each device, one or more micro-TLBs for a single device are kept in the same domain.
- The IPMMU doesn't support module stop control. The IPMMU can be used whenever a master requires address translation through the IPMMU.
- Before a master access, the corresponding micro-TLB must be configured.
- The communication between micro-TLB, IPMMU cache and main IPMMU is described as below:

In case that MMUEN bit of both IMUCTR and IMCTR is set to "1", address translation feature is enabled. After receiving the request from Master IP, micro-TLB search the address translation information which are kept in itself.

When address translation information is kept in the micro-TLB entries, return this information to Master IP immediately. When address translation information are not kept in the micro-TLB, micro-TLB issue the page table walk request to IPMMU cache via common AXI in each hierarchy.

After receiving the page table walk request to IPMMU cache, IPMMU cache search the address translation information in IPMMU cache by similar manner.

When address translation information is kept in the cache entries of IPMMU cache, then return this information to micro-TLB and Master IP as well. On the other hand, address translation information is not kept in the IPMMU cache, page table walk request is issued from IPMMU cache to main IPMMU as well via common AXI interface.

Once main IPMMU receive the page table walk request from IPMMU cache, search TLB-RAM to check whether the target address information exist or not and return address information to IPMMU cache in the same manner.

# 2. Terminology

The following table shows the terminology related to this module.

**Table 2.1 Terminology** 

Terms	Explanation			
MMU	Memory Management Unit			
IPMMU	MMU for H/W IP			
VMSA	<u>V</u> irtual <u>M</u> emory <u>S</u> ystem <u>A</u> rchitecture			
IOMMU	Input/Output MMU			
LPAE	<u>L</u> arge <u>P</u> hysical <u>A</u> ddress <u>E</u> xtension			
PMB	Privileged space Mapping Buffer			
TLB	<u>T</u> ranslation <u>L</u> ookaside <u>B</u> uffer			
uTLB	Micro TLB			
DMA	<u>Direct Memory Access</u>			
DMAC	DMA Controller			
DMAE	DMA Engine			
AXI	Advanced eXtensible Interface			
MMNGR	<u>M</u> emory <u>M</u> a <u>n</u> age <u>r</u>			
OS-ID	Multiple Operating System ID			
ASID	Address Space ID			
RT-DMAC	Real-Time DMAC			

The following table shows the correspondence between each IPMMU and each bus domain.

**Table 2.2 IPMMU naming** 

IPMMU	Bus Domain
IPMMU-VI0	VIO (Video IO) domain AXI
IPMMU-VI1	VIO (Video IO) domain AXI
IPMMU-VP0	VP (Video Processor) domain AXI
IPMMU-VP1	VP (Video Processor) domain AXI
IPMMU-VC0	VC (Video Codec) domain AXI
IPMMU-VC1	VC (Video Codec) domain AXI
IPMMU-PV0	3DG (3D-Graphics) domain AXI
IPMMU-PV1	3DG (3D-Graphics) domain AXI
IPMMU-PV2	3DG (3D-Graphics) domain AXI
IPMMU-PV3	3DG (3D-Graphics) domain AXI
IPMMU-IR	IMP domain AXI
IPMMU-HC	HC (High Communication) domain AXI
IPMMU-RT0	RT (Real Time) domain AXI
IPMMU-RT1	RT (Real Time) domain AXI
IPMMU-MP	Audio domain AXI
IPMMU-DS0	Peripheral domain AXI
IPMMU-DS1	Peripheral domain AXI
IPMMU-MM	Main Memory domain AXI
IPMMU-VIP0	VIP (Vision IP) domain AXI
IPMMU-VIP1	VIP (Vision IP) domain AXI
IPMMU-3DG	3DG (3D-Graphics) domain AXI

# 3. Operating Environment

#### 3.1 Hardware Environment

The following table lists the hardware needed to use this module.

**Table 3.1 Hardware environment** 

Name	Version	Manufacture
R-CarH3-SiP/M3-SiP System Evaluation Board Salvator-X	-	Renesas Electronics
R-CarH3-SiP/M3-SiP/M3N-SiP System Evaluation Board Salvator-XS	-	Renesas Electronics
R-CarE3 System Evaluation Board Ebisu	-	Renesas Electronics
R-CarE3 System Evaluation Board Ebisu-4D	-	Renesas Electronics
R-CarD3 System Evaluation Board Draak	-	Renesas Electronics
R-CarV3U System Evaluation Board Falcon	-	Renesas Electronics
R-CarV3H System Evaluation Board Condor-I	-	Renesas Electronics

## 3.2 Module Configuration

The following figure shows the configuration of this module.




Figure 3.1 Module Configuration (R-Car H3/M3/M3N/E3/D3/V3U/V3H)

## **CONFIDENTIAL**

Linux Interface Specification Device Driver IPMMU

**3**. Operating Environment

# 3.3 State Transition Diagram

There is no state transition diagram for this module.

## **CONFIDENTIAL**

Linux Interface Specification Device Driver IPMMU

4. External Interface

# 4. External Interface

Linux kernel provides a sysfs interface to user about IOMMU groups' information. It can be accessed via /sys/kernel/iommu\_groups/

Please see <a href="https://www.kernel.org/doc/Documentation/ABI/testing/sysfs-kernel-iommu\_groups">https://www.kernel.org/doc/Documentation/ABI/testing/sysfs-kernel-iommu\_groups</a> for more detail.

# 5. Integration

## 5.1 Directory Configuration

The directory configuration is shown below.

```
—— driver/iommu/
ipmmu-vmsa.c :Renesas R-Car H3/M3/M3N/E3/D3/V3U/V3H IPMMU driver source file
```

Figure 5.1 Directory configuration (R-Car H3/M3/M3N/E3/D3/V3U/V3H)

## 5.2 Integration Procedure

To enable the function of this module, make the following setting with Kernel Configuration.

```
Device Drivers --->
[*] IOMMU Hardware Support --->
[*] Renesas VMSA-compatible IPMMU

(8) Input MMU number of MMU's really used
```

Figure 5.2 Kernel configuration (R-Car H3/M3/M3N/E3/D3/V3U/V3H)

For R-Car H3/M3/M3N/E3/D3/V3H:

In case of making the 8<sup>th</sup> MMU context reservation for MMNGR, change "Input MMU number of MMU's really used" from 8 to 7, the resource assignment is below:

- MMUn (n = 0 to 6) contexts are for IPMMU driver.
- MMUn (n = 7) context is for MMNGR driver.

## 5.3 IPMMU setting

#### 5.3.1 Device tree description

For example, R8A77951 IPMMU-DS0 and DMAC0 bus master are described in (arch/arm64/boot/dts/renesas/r8a77951.dtsi) as below:

```
ipmmu ds0: mmu@e6740000 {
                                                         /* Note 1 */
      _____compatible = "renesas,ipmmu-r8a7795";
      reg = <0 0xe6740000 0 0x1000>;
                                                         /* IPMMU-DS0 */
      renesas, ipmmu-main = <&ipmmu mm 0>;
                                                         /* Multi master IOMMU */
      #iommu-cells = <1>;
      status = "disabled";
};
dmac0: dma-controller@e6700000 {
      iommus = <&ipmmu ds0 0>, <&ipmmu ds0 1>,
                                                        /* DMAC0 is 1st -> 15th */
            <&ipmmu_ds0 2>, <&ipmmu_ds0 3>,
                                                        /* master of IPMMU-DS0 */
            <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
            <&ipmmu_ds0 6>, <&ipmmu_ds0 7>,
<&ipmmu_ds0 8>, <&ipmmu_ds0 9>,
                                                         /* Note 2 */
            <&ipmmu ds0 10>, <&ipmmu ds0 11>,
            <&ipmmu_ds0 12>, <&ipmmu_ds0 13>,
            <&ipmmu ds0 14>, <&ipmmu ds0 15>;
};
```

Figure 5.3 Example for IPMMU-DS0 and DMAC0 bus master in R-Car H3 device tree

Above example demonstrates Multi-master IOMMU model for IOMMU description that is currently used in this module.

Please see below Linux kernel documentation for more detail:

- https://www.kernel.org/doc/Documentation/devicetree/bindings/iommu/iommu.txt.
- https://www.kernel.org/doc/Documentation/devicetree/bindings/iommu/renesas%2Cipmmu-vmsa.txt

Note 1: To confirm the base address for each IPMMU cache (in the example, IPMMU-DS0 base address is e6740000), please refer to "Table 16.2 IPMMU Base Address and Power domain" in Hardware User's Manual for more detail.

Note 2: Each master is connected to one micro-TLB. To know more about micro-TLB assignment, please refer to chapter "16.4 micro-TLB Assignment" in Hardware User's Manual for more detail.

#### 5.3.2 How to enable IPMMU support

Below table shows the current status of BSP drivers that support IPMMU.

Table 5.1 Current IPMMU support status on BSP drivers

	IPMMU support status and describe how to enable IPMMU						
BSP drivers	R-Car H3	R-Car M3	R-Car M3N	R-Car E3	R-Car D3	R-Car V3U	R-Car V3H Ver.2.0
DU	<b>√</b>	√	√	√	√	√	√
MSIOF	√	√	√	√	√	√	Not support
SATA	√	Not available	√	Not available	Not available	Not available	Not available
SCIF	V	√	√	√	√	√	$\checkmark$
SD/MMC (*)	V	√	√	√	√	√	
USB2H	V	√	$\sqrt{}$	√	√	Not available	Not available
USB3H	$\sqrt{}$	√	$\checkmark$	√	Not available	Not available	Not available
VIN	$\sqrt{}$	√	√	√	√	√	$\sqrt{}$
SYS-DMAC	$\sqrt{}$	√	$\checkmark$	$\checkmark$	√	√	$\sqrt{}$
RT-DMAC	Not support	Not support	Not support	Not support	Not support	√	$\sqrt{}$
Audio	$\sqrt{}$	√	$\checkmark$	$\checkmark$	$\checkmark$	Not available	Not available
Ethernet	$\sqrt{}$	√	$\checkmark$	$\checkmark$	$\checkmark$	√	Not support
GEther	Not available	Not available	Not available	Not available	Not available	Not available	$\sqrt{}$
PCle	$\sqrt{}$	√	$\checkmark$	$\checkmark$	Not available	$\checkmark$	$\sqrt{}$
USB2F	$\sqrt{}$	√	$\checkmark$	$\checkmark$	$\checkmark$	Not available	Not available
USB3F	$\sqrt{}$	√	$\checkmark$	√	Not available	Not available	Not available
I2C	√	√	√	√	√	√	√
IMP	Not support	Not support	Not available	Not available	Not available	Not support	Not support
IMR	Not support	Not support	Not support	Not support	Not support	Not support	Not support
HDMI	Not support	Not support	Not support	Not available	Not available	Not available	Not available

#### Note:

- \* eMMC is enabled IPMMU by default:
  - SDHI2 for R-Car H3/M3/M3N SoC on Renesas Salvator-X board.
  - SDHI3 for R-Car E3 SoC on Renesas Ebisu board.
  - SDHI2 for R-Car D3 SoC on Renesas Draak board.
  - MMC0 for R-Car V3U SoC on Renesas Falcon board.
  - MMC0 for R-Car V3H Ver.2.0 SoC on Renesas Condor-I board.

From Linux kernel v4.14 onwards, R-Car H3 Ver.1.x device tree (under arch/arm64/boot/dts/renesas/r8a77995-es1.dtsi) is inherited from R-Car H3 Ver.3.0 device tree (i.e. r8a7795.dtsi under same directory).

Therefore, when enabling IPMMU setting for R-Car H3 Ver.3.0 to support IPMMU in specific BSP drivers, modify R-Car H3 Ver.1.x device tree is also required to override obsolete or conflict iommus nodes and vice versa. Please refer to **chapter 5.3.2.1** for more detail.

The following description explains how to enable IPMMU for all support BSP drivers. Please delete unnecessary parts in corresponding files at arch/arm64/boot/dts/renesas/:

- r8a77950.dtsi (R-Car H3 Ver.1.x)
- r8a77951.dtsi (R-Car H3 Ver.2.0/Ver.3.0)
- r8a77960.dtsi (R-Car M3 Ver.1.x)
- r8a77961.dtsi (R-Car M3 Ver.3.0)
- r8a77965.dtsi (R-Car M3N)
- r8a77990-es10.dtsi (R-Car E3 Ver.1.0)
- r8a77990.dtsi (R-Car E3 Ver.1.1)
- r8a77995.dtsi (R-Car D3)
- r8a779a0.dtsi (R-Car V3U)
- r8a77980.dtsi (R-Car V3H Ver.2.0)

("-": Delete a description (default setting), "+": Setting after the modification)

Some R-Car Series, 3rd Generation SoCs have hardware restrictions for IPMMU (Please check **chapter 1.4** for more information), to ensure that the SoC can use IPMMU correctly please refer to the support SoCs listed as below:

- R-Car H3 Ver.3.0 or later
- R-Car M3 Ver.3.0 or later
- R-Car M3N
- R-Car E3
- R-Car D3
- R-Car V3U
- R-Car V3H Ver.2.0

The supported devices are describe in Table 5.1

- For unsupported R-Car Series, 3<sup>rd</sup> Generation SoCs, IPMMU will not operate for master devices.
- For unsupported IPMMU master devices, IPMMU will not do address translation.
- For unsupported or incorrect uTLB assignment, IPMMU operation are not guaranteed. Please make sure to confirm the uTLB assignment (as described in **chapter 5.3.2.1 5.3.2.5**) in advance.

## 5.3.2.1 For R-Car H3 Ver.2.0/Ver.3.0 (R8A77951)

Edit both r8a7795.dtsi (left column) and r8a7795-es1.dtsi (right one) as below:

#### a) Enable common IPMMU DT node

Drivers	r8a77951.dtsi	r8a77950.dtsi
All	ipmmu_mm: iommu@e67b0000 {	+ &ipmmu_mm {
		<pre>+ status = "disabled";</pre>
	<pre>- status = "disabled";</pre>	+ };
	};	+
		&ipmmu_vi0 {

## b) Enable corresponding IPMMU cache

Drivers	r8a77951.dtsi	r8a77950.dtsi
Display,	ipmmu vi0: iommu@febd0000 {	&ipmmu vi0 {
Video capture		+ status = "disabled";
1	<pre>- status = "disabled";</pre>	};
	};	
		&ipmmu_vp0 {
	ipmmu_vi1: iommu@febe0000 {	_
	<pre>- status = "disabled";</pre>	
	};	
PCIe, SATA,	ipmmu_hc: iommu@e6570000 {	+ &ipmmu_hc {
USB 2.0 Host,		+ status = "disabled";
USB 3.0 Host,	<pre>- status = "disabled";</pre>	+ };
USB 2.0	};	+
Function,		&ipmmu_vi0 {
USB 3.0		
Function		
Audio	ipmmu_mp0: iommu@ec6700000 {	+ &ipmmu_mp0 {
	• • •	<pre>+ status = "disabled";</pre>
	<pre>- status = "disabled";</pre>	+ };
	};	+
		&ipmmu_vi0 {
DMAC (DMAC0),	ipmmu_ds0: iommu@e6740000 {	+ &ipmmu_ds0 {
I2C,	•••	+ status = "disabled";
SCIF, MSIOF,	<pre>- status = "disabled";</pre>	+ };
Ethernet	};	+
		&ipmmu_vi0 {
DMAC (DMAC1,	ipmmu_ds1: iommu@e7740000 {	+ &ipmmu_ds1 {
DMAC2), I2C,		+ status = "disabled";
SCIF, MSIOF,	- status = "disabled";	+ };
SDHI/MMC	};	+
		&ipmmu_vi0 {

Drivers	r8a77951.dtsi	r8a77950.dtsi
Display	fcpvd0: fcp@fea27000 {	&du {
		};
	+ iommus = <&ipmmu_vi0 8>;	+
	};	+ &fcpvd0 {
		<pre>+ /delete-property/ iommus;</pre>
	fcpvd1: fcp@fea2f000 {	+ };
	•••	+
	+ iommus = <&ipmmu_vi0 9>;	+ &fcpvd1 {
	};	<pre>+ /delete-property/ iommus;</pre>
		+ };
	fcpvd2: fcp@fea37000 {	+
	• • •	+ &fcpvd2 {
	+ iommus = <&ipmmu_vi1 10>;	<pre>+ /delete-property/ iommus;</pre>
	};	+ };

Drivers	r8a77951.dtsi	r8a77950.dtsi
Video	vin0: video@e6ef0000 {	&vin0 {
capture	+ iommus = <&ipmmu_vi0 0>; };	<pre>+ /delete-property/ iommus; };</pre>
	<pre>vin1: video@e6ef1000 {  +    iommus = &lt;&amp;ipmmu_vi0 0&gt;;</pre>	<pre>&amp;vin1 { +    /delete-property/ iommus; };</pre>
	<pre>}; vin2: video@e6ef2000 {</pre>	<pre>&amp;vin2 { +    /delete-property/ iommus; };</pre>
	+ iommus = <&ipmmu_vi0 0>; };	<pre>&amp;vin3 { +    /delete-property/ iommus; };</pre>
	<pre>vin3: video@e6ef3000 {</pre>	&vin4 { + /delete-property/ iommus;
	<pre>}; vin4: video@e6ef4000 {    </pre>	<pre>}; &amp;vin5 { + /delete-property/ iommus;</pre>
	<pre>+ iommus = &lt;&amp;ipmmu_vi1 1&gt;; }; vin5: video@e6ef5000 {</pre>	<pre>}; &amp;vin6 { + /delete-property/ iommus;</pre>
	+ iommus = <&ipmmu_vi1 1>; };	}; &vin7 {
	vin6: video@e6ef6000 {	<pre>+ /delete-property/ iommus; };</pre>
	<pre>+ iommus = &lt;&amp;ipmmu_vi1 1&gt;; }; vin7: video@e6ef7000 {</pre>	
	<pre></pre>	
SATA	<pre>sata: sata@ee300000 {</pre>	<pre>&amp;du {     }; + + &amp;sata { +    /delete-property/ iommus; + };</pre>
USB 3.0 Host	<pre>xhci0: usb@ee000000 {</pre>	&du {     }; + + &xhci0 { +    /delete-property/ iommus; + };
USB 3.0 Function	<pre>usb3_peri0: usb@ee020000{  +    iommus = &lt;&amp;ipmmu_hc 13&gt;; };</pre>	<pre>&amp;du {     }; + + &amp;usb3_peri0 { +    /delete-property/ iommus; + };</pre>

Drivers	r8a77951.dtsi	r8a77950.dtsi
USB 2.0	ehci0: usb@ee080100 {	&du {
Host	+ iommus = <&ipmmu_hc 4>;	};
	};	+
		+ &ehci0 {
	ehci1: usb@ee0a0100 {	+ /delete-property/ iommus;
	+ iommus = <&ipmmu_hc 5>;	+ };
	};	+   + &ehcil {
	ehci2: usb@ee0c0100 {	+ /delete-property/ iommus;
	+ iommus = <&ipmmu hc 6>;	+ };
	};	+
		+ &ehci2 {
	ehci3: usb@ee0e0100 {	+ /delete-property/ iommus;
	+ iommus = <&ipmmu_hc 7>;	+ };
	};	+
		+ &ohci0 {
	ohci0: usb@ee080000 {	<pre>+ /delete-property/ iommus;</pre>
	+ iommus = <&ipmmu_hc 4>;	+ };
	};	+   + &ohcil {
	ohcil: usb@ee0a0000 {	+ *Oncil { + /delete-property/ iommus;
	+ iommus = <&ipmmu hc 5>;	+ };
	};	+
		+ &ohci2 {
	ohci2: usb@ee0c0000 {	+ /delete-property/ iommus;
	+ iommus = <&ipmmu_hc 6>;	+ };
	};	
	ohci3: usb@ee0e0000 {	
	+ iommus = <&ipmmu_hc 7>;	
LICD 2.0	};	i du
USB 2.0	<pre>usb_dmac0: dma-controller@e65a0000 { +    iommus = &lt;&amp;ipmmu hc 9&gt;;</pre>	&du { };
Function	+ 10mmus = <&ipmmu_nc 9>;	+
	, ,	+ &usb dmac0 {
	usb dmac1: dma-controller@e65b0000 {	+ /delete-property/ iommus;
	+ iommus = <&ipmmu hc 10>;	+ };
	};	+
		+ &usb_dmac1 {
	usb_dmac2: dma-controller@e6460000 {	+ /delete-property/ iommus;
	+ iommus = <&ipmmu_hc 14>;	+ };
	};	
	ush dmag3: dma_gon+rollor@o6470000	
	<pre>usb_dmac3: dma-controller@e6470000 {</pre>	
	+ 10mmus = <&1pmmu_hc 15>; };	
Ethernet	avb: ethernet@e6800000 {	&du {
Luicillet	+ iommus = <&ipmmu ds0 16>;	};
	};	+
		+ &avb {
		+ /delete-property/ iommus;
		+ };
SDHI/MMC	sdhi0: mmc@ee100000 {	+ &sdhi0 {
(SDHI0/3)	+ iommus = <&ipmmu_ds1 32>;	+ /delete-property/ iommus;
	};	+ };
		+
	- 11- 12	+ &sdhi3 {
	<pre>sdhi3: mmc@ee160000 { +    iommus = &lt;&amp;ipmmu_ds1 35&gt;;</pre>	<pre>+ /delete-property/ iommus; + };</pre>
	+ 10mmus = <&ipmmu_ds1 35>; };	+ };
	j J,	
		I &∩11 →
		&du {
SDHI/MMC		};
	salvator-common.dtsi &sdhi2 {	
	salvator-common.dtsi	}; r8a77950-salvator-x.dts
SDHI/MMC (SDHI2)	salvator-common.dtsi	}; r8a77950-salvator-x.dts + &sdhi2 {
	salvator-common.dtsi &sdhi2 {	}; r8a77950-salvator-x.dts + &sdhi2 { + /delete-property/ iommus;
	<pre>salvator-common.dtsi    &amp;sdhi2 {</pre>	};  r8a77950-salvator-x.dts  + &sdhi2 { +

```
r8a77950.dtsi
Drivers
            r8a77951.dtsi
               audma0: dma-controller@ec700000
Audio
                                                                                &du {
                                                                               };
                       iommus = <&ipmmu mp0 0>, <&ipmmu mp0 1>,
                              <&ipmmu_mp0 2>, <&ipmmu_mp0 3>,
<&ipmmu_mp0 4>, <&ipmmu_mp0 5>,
                                                                             + &audma0 {
                                                                             +
                                                                                       /delete-property/ iommus;
                              <&ipmmu_mp0 6>, <&ipmmu_mp0 7>,
                                                                             + };
                              <&ipmmu mp0 8>, <&ipmmu mp0 9>,

«&ipmmu_mp0 10>, <&ipmmu_mp0 11>,

<&ipmmu_mp0 12>, <&ipmmu_mp0 13>,

<&ipmmu_mp0 14>, <&ipmmu_mp0 15>;

                                                                             + &audma1 {
            +
                                                                                       /delete-property/ iommus;
               };
               audma1: dma-controller@ec720000 {
                       iommus = <&ipmmu mp0 16>, <&ipmmu mp0 17>,
                              <&ipmmu_mp0 18>, <&ipmmu_mp0 19>,
                              <&ipmmu_mp0 20>, <&ipmmu_mp0 21>,
                              <&ipmmu_mp0 22>, <&ipmmu_mp0 23>,
                              <&ipmmu_mp0 24>, <&ipmmu_mp0 25>,
<&ipmmu_mp0 26>, <&ipmmu_mp0 27>,
                              <&ipmmu_mp0 28>, <&ipmmu_mp0 29>,
<&ipmmu_mp0 30>, <&ipmmu_mp0 31>;
               dmac0: dma-controller@e6700000 {
DMAC
                                                                               &du {
(DMAC0),
                      iommus = <&ipmmu_ds0 0>, <&ipmmu_ds0 1>,
                                                                               };
                              <&ipmmu_ds0 2>, <&ipmmu_ds0 3>,
<&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
I2C,
                                                                               &dmac0 {
SCIF,
                             <&ipmmu_ds0 6>, <&ipmmu_ds0 7>, <&ipmmu_ds0 8>, <&ipmmu_ds0 9>,
                                                                                       /delete-property/ iommus;
MSIOF
                                                                             + };
            +
                              <&ipmmu_ds0 10>, <&ipmmu_ds0 11>, <&ipmmu_ds0 12>, <&ipmmu_ds0 13>,
            +
                                                                             + &dmac1 {
                              <&ipmmu ds0 14>, <&ipmmu ds0 15>;
                                                                                       /delete-property/ iommus;
                                                                             + };
             };
                                                                               &dmac2 {
                                                                                       /delete-property/ iommus;
DMAC
               dmac1: dma-controller@e7300000 {
                                                                                &du
                                                                               };
(DMAC1.
                       iommus = <&ipmmu_ds1 0>, <&ipmmu_ds1 1>,
DMAC2),
                             <&ipmmu_ds1 2>, <&ipmmu_ds1 3>,
                                                                             +
                                                                               &dmac1 {
I2C,
                              <&ipmmu_ds1 4>, <&ipmmu_ds1 5>,
                                                                                       /delete-property/ iommus;
SCIF.
                              <&ipmmu ds1 6>, <&ipmmu ds1 7>,
<&ipmmu ds1 8>, <&ipmmu ds1 9>,
MSIOF
                              <&ipmmu_ds1 10>, <&ipmmu_ds1 11>,
<&ipmmu_ds1 12>, <&ipmmu_ds1 13>,
            +
                                                                             + &dmac2 {
                                                                                       /delete-property/ iommus;
                              <&ipmmu_ds1 14>, <&ipmmu_ds1 15>;
                                                                             + };
               };
               dmac2: dma-controller@e7310000 {
                       iommus = <&ipmmu_ds1 16>, <&ipmmu ds1 17>,
                              <&ipmmu_ds1 18>, <&ipmmu_ds1 19>,
                              +
                              <&ipmmu_ds1 26>, <&ipmmu_ds1 27>,
                              <&ipmmu_ds1 28>, <&ipmmu_ds1 29>,
<&ipmmu_ds1 30>, <&ipmmu_ds1 31>;
            +
```

Drivers	r8a77951.dtsi	r8a77950.dtsi
PCIe	pciec0: pcie@fe000000 {	&du {
(common)	<pre>status = "disabled"; + iommus = &lt;&amp;ipmmu_hc 0&gt;; + iommu-map = &lt;0x0 &amp;ipmmu_hc 0x0 0x10000&gt;; + iommu-map-mask = &lt;0x0&gt;; };  pciecl: pcie@ee800000 {      status = "disabled"; + iommus = &lt;&amp;ipmmu_hc 1&gt;; + iommu-map = &lt;0x0 &amp;ipmmu_hc 0x1 0x10000&gt;; + iommu-map-mask = &lt;0x0&gt;; };</pre>	<pre>}; + + &amp;pciec0 { +     /delete-property/ iommus; +     /delete-property/ iommu-map; +     /delete-property/ iommus-map-mask;  + }; + + &amp;pciec1 { +     /delete-property/ iommus; }</pre>
PCIe	pciec0: pcie@fe000000 {	&du {
H3 Ver.2.0 and H3 Ver.3.0 (4x1 GB DDR)	/* Map all possible DDR as inbound ranges */ - dma-ranges = <0x420000000 0 0x400000000; + dma-ranges = <0x420000000 0 0x000000000; + dma-ranges = <0x420000000 0 0x000000000 1 0x000000000; };  pciecl: pcie@ee800000 {	<pre>};     &amp;pciec0 {</pre>
PCIe	nºo77051 colvictor va dta	
H3 Ver.3.0 (4x2 GB DDR)	<pre>r8a77951-salvator-xs.dts     &amp;pciec0 {</pre>	

## 5.3.2.2 For R-Car M3 (R8A77961 for R-Car M3 Ver.3.0 or R8A77960 for R-Car M3 Ver.1.x)

Edit r8a77961.dtsi for R-Car M3 Ver.3.0 or r8a77960.dtsi for R-Car M3 Ver.1.x as below:

#### a) Enable common IPMMU DT node

Drivers	r8a77961.dtsi or r8a77960.dtsi
All	ipmmu_mm: iommu@e67b0000 {
	<pre> status = "disabled";</pre>
	};

## b) Enable corresponding IPMMU cache

Drivers	r8a77961.dtsi or r8a77960.dtsi
Display,	ipmmu_vi0: iommu@febd0000 {
Video capture	•••
	- status = "disabled";
	};
PCIe, SATA,	ipmmu_hc: iommu@e6570000 {
USB 2.0 Host,	• • •
USB 3.0 Host,	- status = "disabled";
USB 2.0 Function,	};
USB 3.0 Function	
Audio	ipmmu_mp: iommu@ec6700000 {
	• • •
	- status = "disabled";
	};
DMAC (DMAC0),	ipmmu_ds0: iommu@e6740000 {
I2C, SCIF, MSIOF,	• • • •
Ethernet	- status = "disabled";
	};
DMAC (DMAC1/2),	ipmmu_ds1: iommu@e7740000 {
I2C, SCIF, MSIOF,	•••
SDHI	- status = "disabled";
	};

Drivers	r8a77961.dtsi or r8a77960.dtsi
DMAC (DMAC0/1/2),	// The modify contents are same as R-Car H3 Ver.2.0/Ver.3.0.
I2C, SCIF, MSIOF,	// Please refer to chapter 5.3.2.1 (left column only) for more detail.
Ethernet, SDHI,	
USB 3.0 Host,	
USB 3.0 Function	
Display	fcpvd0: fcp@fea27000 {
	+ iommus = <&ipmmu_vi0 8>;
	<b> </b>
	fcpvd1: fcp@fea2f000 {
	+ iommus = <&ipmmu vi0 9>;
	};
	fcpvd2: fcp@fea37000 {
	+ iommus = <&ipmmu_vi0 10>;
	};

```
r8a77961.dtsi or r8a77960.dtsi
Drivers
                    vin0: video@e6ef0000 {
Video capture
                          iommus = <&ipmmu vi0 0>;
                    };
                    vin1: video@e6ef1000 {
                         iommus = <&ipmmu vi0 0>;
                   };
                    vin2: video@e6ef2000 {
                         iommus = <&ipmmu vi0 0>;
                    };
                    vin3: video@e6ef3000 {
                          iommus = <&ipmmu vi0 0>;
                   };
                    vin4: video@e6ef4000 {
                          iommus = <&ipmmu vi0 1>;
                   vin5: video@e6ef5000 {
                         iommus = <&ipmmu_vi0 1>;
                   };
                   vin6: video@e6ef6000 {
                          iommus = <&ipmmu_vi0 1>;
                    };
                    vin7: video@e6ef7000 {
                          iommus = <&ipmmu vi0 1>;
                   ehci0: usb@ee080100 {
USB 2.0 Host
                         iommus = <&ipmmu_hc 4>;
                   };
                   ehcil: usb@ee0a0100 {
                       iommus = <&ipmmu hc 5>;
                  };
                   ohci0: usb@ee080000 {
                   + iommus = <&ipmmu hc 4>;
                  } ;
                   ohci1: usb@ee0a0000 {
                         iommus = <&ipmmu hc 5>;
                   usb dmac0: dma-controller@e65a0000 {
USB 2.0 Function
                         iommus = <&ipmmu hc 9>;
                  } ;
                   usb_dmac1: dma-controller@e65b0000 {
                         iommus = <&ipmmu hc 10>;
```

```
r8a77961.dtsi or r8a77960.dtsi
Drivers
                     audma0: dma-controller@ec700000 {
Audio
                           iommus = <&ipmmu mp 0>, <&ipmmu mp 1>,
                                <&ipmmu_mp 2>, <&ipmmu_mp 3>,
                                 <&ipmmu mp 4>, <&ipmmu mp 5>,
                                 <&ipmmu_mp 6>, <&ipmmu_mp 7>,
                                 <&ipmmu mp 8>, <&ipmmu mp 9>,
                                 <&ipmmu_mp 10>, <&ipmmu_mp 11>,
                                 <&ipmmu_mp 12>, <&ipmmu_mp 13>,
<&ipmmu_mp 14>, <&ipmmu_mp 15>;
                   +
                     };
                     audma1: dma-controller@ec720000 {
                           iommus = <&ipmmu mp 16>, <&ipmmu mp 17>,
                                <&ipmmu_mp 18>, <&ipmmu_mp 19>,
<&ipmmu_mp 20>, <&ipmmu_mp 21>,
<&ipmmu_mp 22>, <&ipmmu_mp 23>,
                                <&ipmmu_mp 24>, <&ipmmu_mp 25>,
<&ipmmu_mp 26>, <&ipmmu_mp 27>,
<&ipmmu_mp 28>, <&ipmmu_mp 29>,
<&ipmmu_mp 30>, <&ipmmu_mp 31>;
                   +
                   +
                     pciec0: pcie@fe000000 {
PCIe
(common)
                           status = "disabled";
                           iommus = <&ipmmu_hc 0>;
                   +
                           iommu-map = <0x0 & ipmmu hc 0x0 0x10000>;
                           iommu-map-mask = <0x0>;
                     };
                     pciec1: pcie@ee800000 {
                           status = "disabled";
                           iommus = <&ipmmu_hc 1>;
                           iommu-map = <0x0 &ipmmu_hc 0x1 0x10000>;
                   +
                           iommu-map-mask = <0x0>;
                     };
                   r8a77960.dtsi
PCIe M3 Ver.1.x
                     pciec0: pcie@fe000000 {
                           /* Map all possible DDR as inbound ranges */
                           dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                           };
                     pciec1: pcie@ee800000 {
                           /* Map all possible DDR as inbound ranges */
                           dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                           };
PCIe M3 Ver.3.0
                   r8a77961.dtsi
                     pciec0: pcie@fe000000 {
(2x4 GB DDR)
                           /* Map all possible DDR as inbound ranges */
                           dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                           };
                     pciec1: pcie@ee800000 {
                           /* Map all possible DDR as inbound ranges */
                           dma-ranges = (0x42000000 \ 0 \ 0x40000000 \ 0 \ 0x40000000 \ 0 \ 0x80000000);
```

## 5.3.2.3 For R-Car M3N (R8A77965)

Edit r8a77965.dtsi as below:

#### a) Enable common IPMMU DT node

Drivers	r8a77965.dtsi
All	ipmmu_mm: iommu@e67b0000 {
	<pre>- status = "disabled"; };</pre>

## b) Enable corresponding IPMMU cache

Drivers	r8a77965.dtsi
Display,	ipmmu_vi0: iommu@febd0000 {
Video capture	• • •
	- status = "disabled";
	};
PCIe, SATA,	ipmmu_hc: iommu@e6570000 {
USB 2.0 Host,	• • •
USB 3.0 Host,	- status = "disabled";
USB 2.0 Function,	};
USB 3.0 Function	
Audio	ipmmu_mp: iommu@ec6700000 {
	• • •
	- status = "disabled";
	};
DMAC (DMAC0),	ipmmu_ds0: iommu@e6740000 {
I2C, SCIF, MSIOF,	• • •
Ethernet	- status = "disabled";
	};
DMAC (DMAC1/2),	ipmmu_ds1: iommu@e7740000 {
I2C, SCIF, MSIOF,	•••
SDHI/MMC	- status = "disabled";
	};

Drivers	r8a77965.dtsi
DMAC (DMAC0/1/2),	// The modify contents are same as R-Car H3 Ver.2.0/Ver.3.0.
I2C, SCIF, MSIOF,	// Please refer to chapter 5.3.2.1 (left column only) for more detail.
Ethernet, SDHI/MMC,	
USB 3.0 Host,	
USB 3.0 Function	
USB 2.0 Host,	// The modify contents are same as R-Car M3.
USB 2.0 Function,	// Please refer to chapter 5.3.2.2 for more detail.
Video capture,	
Audio	
Display	fcpvd0: fcp@fea27000 {
	•••
	+ iommus = <&ipmmu_vi0 8>;
	<b>}</b> ;
	fcpvd1: fcp@fea2f000 {
	+ iommus = <&ipmmu_vi0 9>;
	<b>}</b> ;

**5**. Integration

```
r8a77965.dtsi
Drivers
                    pciec0: pcie@fe000000 {
PCIe
(common)
                          status = "disabled";
                          iommus = <&ipmmu hc 0>;
                          iommu-map = <0x0 & ipmmu hc 0x0 0x10000>;
                          iommu-map-mask = <0x0>;
                    };
                    pciec1: pcie@ee800000 {
                          status = "disabled";
                          iommus = <&ipmmu_hc 1>;
                          iommu-map = <0x0 &ipmmu_hc 0x1 0x10000>;
iommu-map-mask = <0x0>;
                  +
                    pciec0: pcie@fe000000 {
PCIe
                          ^{\prime\prime} Map all possible DDR as inbound ranges */
M3N Ver.1.x
                          dma-ranges = \langle 0x42000000 \ 0 \ 0x40000000 \ 0 \ 0x40000000 \ 0 \ 0x800000000 \rangle;
                          };
                    pciec1: pcie@ee800000 {
                          /* Map all possible DDR as inbound ranges */
                          dma-ranges = \langle 0x42000000 \ 0 \ 0x40000000 \ 0 \ 0x40000000 \ 0 \ 0x800000000 \rangle;
```

## 5.3.2.4 For R-Car E3 (R8A77990)

Edit r8a77990.dtsi as below:

#### a) Enable common IPMMU DT node

Drivers	r8a77990.dtsi
All	ipmmu_mm: iommu@e67b0000 {
	<pre>- status = "disabled"; };</pre>

## b) Enable corresponding IPMMU cache

Drivers	r8a77990.dtsi
Display,	ipmmu_vi0: iommu@febd0000 {
Video capture	• • • •
	- status = "disabled";
	};
PCIe, SATA,	ipmmu_hc: iommu@e6570000 {
USB 2.0 Host,	• • • •
USB 3.0 Host,	- status = "disabled";
USB 2.0 Function,	};
USB 3.0 Function	
Audio	ipmmu_mp: iommu@ec6700000 {
	• • • •
	- status = "disabled";
	};
DMAC (DMAC0),	ipmmu_ds0: iommu@e6740000 {
I2C, SCIF, MSIOF,	• • • •
Ethernet	- status = "disabled";
	};
DMAC (DMAC1/2),	ipmmu_ds1: iommu@e7740000 {
I2C, SCIF, MSIOF,	• • •
SDHI/MMC	- status = "disabled";
	};

Drivers	r8a77990.dtsi
DMAC (DMAC0/1/2),	// The modify contents are same as R-Car H3 Ver.2.0/Ver.3.0.
I2C, SCIF, MSIOF,	// Please refer to chapter 5.3.2.1 (left column only) for more detail.
Ethernet,	
USB 3.0 Host,	
USB 3.0 Function	
USB 2.0 Function,	// The modify contents are same as R-Car M3.
Audio	// Please refer to chapter 5.3.2.2 for more detail.
Display	fcpvd0: fcp@fea27000 {
	+ iommus = <&ipmmu_vi0 8>;
	};
	fcpvdl: fcp@fea2f000 {
	+ iommus = <&ipmmu_vi0 9>;
	};
Video capture	vin4: video@e6ef4000 {
	•••
	+ iommus = <&ipmmu_vi0 1>;
	};
	vin5: video@e6ef5000 {
	+ iommus = <&ipmmu_vi0 1>;
	};

Drivers	r8a77990.dtsi
USB 2.0 Host	ehci0: usb@ee080100 {
	+ iommus = <&ipmmu_hc 4>;
	};
	ohci0: usb@ee080000 {
	+ iommus = <&ipmmu hc 4>;
	};
SDHI/MMC	r8a77990-es10-ebisu.dts
(SDHI0/1/3)	&sdhi0 {
E3 Ver.1.0	+ iommus = <&ipmmu_ds1 32>; };
E3 Vel.1.0	
	&sdhi1 {
	+ iommus = <&ipmmu_ds1 33>;
	};
	&sdhi3 {
	+ iommus = <&ipmmu_ds1 35>;
	};
SDHI/MMC	r8a77990-ebisu.dts
(SDHI0/1/3)	&sdhi0 { + iommus = <&ipmmu ds1 32>;
E3 Ver.1.1	};
L3 VCI.1.1	
	&sdhil {
	+
	&sdhi3 {
	+ iommus = <&ipmmu_ds1 35>;
DCI-	};   pciec0: pcie@fe000000 {
PCIe (common)	pereco. peregretottot (
(common)	status = "disabled";
	+ iommus = <&ipmmu_hc 0>;
	+ iommu-map = <0x0 &ipmmu_hc 0x0 0x10000>; + iommu-map-mask = <0x0>;
	+ iommu-map-mask = <0x0>; };
PCIe	pciec0: pcie@fe000000 {
E3 Ver.1.x + Ebisu	/* Map all possible DDR as inbound ranges */
(1 GB DDR)	- dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>; + dma-ranges = <0x42000000 0 0x00000000 0 0x00000000 1 0x00000000
	};
PCIe	r8a77990-es10-ebisu-4d.dts
	&pciec0 {
E3 Ver.1.0 + Ebisu-4D	/* Map all possible DDR as inbound ranges */
(2 GB DDR)	- dma-ranges = <0x42000000 0 0x40000000 0 0x80000000;
	+ dma-ranges = <0x42000000 0 0x000000000 1 0x000000000;
	};
PCIe	r8a77990-ebisu-4d.dts
F2.W 1.1 F1 45	&pciec0 {
E3 Ver.1.1 + Ebisu-4D	/* Map all possible DDR as inbound ranges */
(2 GB DDR)	- dma-ranges = <0x42000000 0 0x40000000 0 0x80000000>;
	+ dma-ranges = <0x42000000 0 0x000000000 1 0x000000000;
	};

## 5.3.2.5 For R-Car D3 (R8A77995)

Edit r8a77995.dtsi as below:

#### a) Enable common IPMMU DT node

Drivers	r8a77995.dtsi
All	ipmmu_mm: iommu@e67b0000 {
	<pre> status = "disabled"; };</pre>

## b) Enable corresponding IPMMU cache

Drivers	r8a77995.dtsi
Video capture,	ipmmu_vi0: iommu@febd0000 {
Display	•••
	- status = "disabled";
	};
USB 2.0 Host,	ipmmu_hc: iommu@e6570000 {
USB 2.0 Function	•••
	- status = "disabled";
	};
Audio	ipmmu_mp: iommu@ec670000 {
	• • • •
	- status = "disabled";
	};
DMAC (DMAC0),	ipmmu_ds0: iommu@e6740000 {
EthernetAVB	•••
	- status = "disabled";
	};
DMAC (DMAC1/2),	ipmmu_ds1: iommu@e7740000 {
SCIF, I2C,	•••
SDHI/MMC (SDHI2)	- status = "disabled";
	};

Drivers	r8a77995.dtsi
Video capture VIN4	<pre>vin4: video@e6ef4000 {</pre>
Display	<pre>fcpvd0: fcp@fea27000 {</pre>
USB2.0 Host	<pre>ohci0: usb@ee080000 {</pre>

5. Integration

```
r8a77995.dtsi
Drivers
                      usb dmac0: dma-controller@e65a0000 {
USB2.0 Function
                            iommus = <&ipmmu hc 9>;
                    };
                      usb dmac1: dma-controller@e65b0000 {
                            iommus = <&ipmmu hc 10>;
                    };
                      audma0: dma-controller@ec700000 {
Audio
                            iommus = <&ipmmu_mp 0>, <&ipmmu_mp 1>,
                                  <&ipmmu_mp 2>, <&ipmmu_mp 3>,
<&ipmmu_mp 4>, <&ipmmu_mp 5>,
                                  <&ipmmu_mp 6>, <&ipmmu_mp 7>,
                                  <&ipmmu_mp 8>, <&ipmmu_mp 9>,
<&ipmmu_mp 10>, <&ipmmu_mp 11>,
<&ipmmu_mp 12>, <&ipmmu_mp 13>,
<&ipmmu_mp 14>, <&ipmmu_mp 15>;
                    +
                    +
                    +
                      };
DMAC (DMAC0)
                      dmac0: dma-controller@e6700000 {
                            +
                                  <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
                    +
                                  <&ipmmu ds0 6>, <&ipmmu ds0 7>;
                      };
EthernetAVB
                      avb: ethernet@e6800000 {
                            iommus = <&ipmmu ds0 16>;
                    };
DMAC (DMAC1/2),
                      dmac1: dma-controller@e7300000 {
SCIF,
                            iommus = <&ipmmu ds1 0>, <&ipmmu ds1 1>,
I2C
                    +
                                  <&ipmmu_ds1 2>, <&ipmmu_ds1 3>,
                                  <&ipmmu_ds1 4>, <&ipmmu_ds1 5>,
                    +
                                  <&ipmmu_ds1 6>, <&ipmmu_ds1 7>;
                     };
                     dmac2: dma-controller@e7310000 {
                            +
                    +
                                  <&ipmmu ds1 22>, <&ipmmu ds1 23>,
                      };
SDHI/MMC (SDHI2)
                      sdhi2: mmc@ee140000 {
                            iommus = <&ipmmu ds1 34>;
                     };
```

## 5.3.2.6 For R-Car V3U (R8A779A0)

Edit r8a779a0.dtsi as below:

## a) Enable common IPMMU DT node

Drivers	r8a779a0.dtsi
All	ipmmu_mm: iommu@eefc0000 {
	<pre> status = "disabled"; };</pre>

## b) Enable corresponding IPMMU cache

Drivers	r8a779a0.dtsi
Video capture	ipmmu_vi0: iommu@eee80000 {
	•••
	- status = "disabled";
	};
Display	ipmmu_vi1: iommu@eeec0000 {
	• • •
	- status = "disabled";
	};
DMAC (DMAC1/2),	ipmmu_ds0: iommu@eed00000 {
SDHI/MMC (SDHI0),	• • •
I2C, SCIF, MSIOF	- status = "disabled";
	};
PCIe, Ethernet	ipmmu_ds1: iommu@eed40000 {
	• • •
	- status = "disabled";
	};
RT-DMAC	ipmmu_rt1: iommu@ee4c0000 {
(RT-DMAC0/1/2/3)	•••
	- status = "disabled";
	};

```
Drivers
                         r8a779a0.dtsi
                           rt dmac0: dma-controller@ffd60000 {
RT-DMAC
(RT-DMAC0/1/2/3),
                                   iommus = <&ipmmu_rt1 0>, <&ipmmu_rt1 1>,
                                          <&ipmmu rt\overline{1} 2>, <&ipmmu rt\overline{1} 3>,
                                          <&ipmmu_rt1 4>, <&ipmmu_rt1 5>,
                                          <&ipmmu_rt1 6>, <&ipmmu_rt1 7>,
<&ipmmu_rt1 8>, <&ipmmu_rt1 9>,
<&ipmmu_rt1 10>, <&ipmmu_rt1 11>,
                                          <&ipmmu_rt1 12>, <&ipmmu_rt1 13>,
                                          <&ipmmu rt1 14>, <&ipmmu rt1 15>;
                           rt dmac1: dma-controller@ffd61000 {
                                   iommus = <&ipmmu rt1 16>, <&ipmmu rt1 17>,
                                          <&ipmmu_rt1 18>, <&ipmmu_rt1 19>,
                                          <&ipmmu_rt1 20>, <&ipmmu_rt1 21>,
                                          <&ipmmu_rt1 22>, <&ipmmu_rt1 23>,
<&ipmmu_rt1 24>, <&ipmmu_rt1 25>,
                                          <&ipmmu_rt1 26>, <&ipmmu_rt1 27>,
                         +
                                          <&ipmmu_rt1 28>, <&ipmmu_rt1 29>,
                                          <&ipmmu rt1 30>, <&ipmmu rt1 31>;
                           };
                           rt dmac2: dma-controller@ffd62000 {
                                   iommus = <&ipmmu rt1 32>, <&ipmmu rt1 33>,
                                          <&ipmmu_rt1 34>, <&ipmmu_rt1 35>,
                                          <&ipmmu_rt1 36>, <&ipmmu_rt1 37>,
                                          <&ipmmu_rt1 38>, <&ipmmu_rt1 39>,
<&ipmmu_rt1 40>, <&ipmmu_rt1 41>,
                                          <&ipmmu_rt1 42>, <&ipmmu_rt1 43>,
                                          <&ipmmu_rt1 44>, <&ipmmu_rt1 45>,
                         +
                                          <&ipmmu rt1 46>, <&ipmmu rt1 47>;
                           rt dmac3: dma-controller@ffd63000 {
                                   iommus = <&ipmmu_rt1 48>, <&ipmmu_rt1 49>,
                                          <&ipmmu_rt1 50>, <&ipmmu_rt1 51>,
                                          <&ipmmu_rt1 52>, <&ipmmu_rt1 53>,
<&ipmmu_rt1 54>, <&ipmmu_rt1 55>,
<&ipmmu_rt1 56>, <&ipmmu_rt1 57>,
                         +
                                          <&ipmmu_rt1 58>, <&ipmmu_rt1 59>,
<&ipmmu_rt1 60>, <&ipmmu_rt1 61>,
<&ipmmu_rt1 62>, <&ipmmu_rt1 63>;
                         +
                           fcpvd0: fcp@fea10000 {
Display
                                   iommus = <&ipmmu vi1 6>;
                           } ;
                           fcpvd1: fcp@fea11000 {
                                   iommus = <&ipmmu vi1 7>;
```

5. Integration

```
r8a779a0.dtsi
Drivers
                     dmac1: dma-controller@e7350000 {
DMAC
(DMAC1/2).
                            iommus = <&ipmmu_ds0 0>, <&ipmmu_ds0 1>,
I2C, SCIF, MSIOF
                                 <&ipmmu ds\overline{0} 2>, <&ipmmu ds\overline{0} 3>,
                                 <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
                                 <&ipmmu_ds0 6>, <&ipmmu_ds0 7>,
<&ipmmu_ds0 8>, <&ipmmu_ds0 9>,
                                  <&ipmmu_ds0 10>, <&ipmmu_ds0 11>,
                                 <&ipmmu_ds0 12>, <&ipmmu_ds0 13>,
                                 <&ipmmu_ds0 14>, <&ipmmu_ds0 15>;
                     dmac2: dma-controller@e7351000 {
                            +
                                  <&ipmmu_ds0 20>, <&ipmmu_ds0 21>,
                                 <&ipmmu_ds0 22>, <&ipmmu_ds0 23>;
MMC (SDHI0)
                     mmc0: mmc@ee140000 {
                            iommus = <&ipmmu ds0 32>;
                     vin0: video@e6ef0000 {
Video capture
VIN0 (0 to 7)
                            iommus = <&ipmmu vi0 0>;
                     };
                     vin1: video@e6ef1000 {
                           iommus = <&ipmmu vi0 0>;
                     } ;
                     vin2: video@e6ef2000 {
                           iommus = <&ipmmu vi0 0>;
                     };
                     vin3: video@e6ef3000 {
                            iommus = <&ipmmu vi0 0>;
                     };
                     vin4: video@e6ef4000 {
                            iommus = <&ipmmu vi0 0>;
                     };
                     vin5: video@e6ef5000 {
                           iommus = <&ipmmu vi0 0>;
                     };
                     vin6: video@e6ef6000 {
                            iommus = <&ipmmu vi0 0>;
                     };
                     vin7: video@e6ef7000 {
                            iommus = <&ipmmu vi0 0>;
                     };
```

```
r8a779a0.dtsi
Drivers
                    vin8: video@e6ef8000 {
Video capture
VIN1 (8 to 15)
                          iommus = <&ipmmu vi0 1>;
                    } ;
                    vin9: video@e6ef9000 {
                          iommus = <&ipmmu vi0 1>;
                    vin10: video@e6efa000 {
                          iommus = <&ipmmu vi0 1>;
                   };
                   vin11: video@e6efb000 {
                          iommus = <&ipmmu vi0 1>;
                    vin12: video@e6efc000 {
                         iommus = <&ipmmu vi0 1>;
                    };
                    vin13: video@e6efd000 {
                         iommus = <&ipmmu vi0 1>;
                   vin14: video@e6efe000 {
                          iommus = <&ipmmu vi0 1>;
                    };
                    vin15: video@e6eff000 {
                         iommus = <&ipmmu_vi0 1>;
                    };
                    vin16: video@e6ed0000 {
Video capture
VIN2 (16 to 23)
                          iommus = <&ipmmu vi0 2>;
                    };
                    vin17: video@e6ed1000 {
                         iommus = <&ipmmu vi0 2>;
                    vin18: video@e6ed2000 {
                          iommus = <&ipmmu_vi0 2>;
                    };
                   vin19: video@e6ed3000 {
                         iommus = <&ipmmu vi0 2>;
                    };
                    vin20: video@e6ed4000 {
                         iommus = <&ipmmu vi0 2>;
                    };
                    vin21: video@e6ed5000 {
                          iommus = <&ipmmu_vi0 2>;
                   } ;
                   vin22: video@e6ed6000 {
                          iommus = <&ipmmu vi0 2>;
                    };
                    vin23: video@e6ed7000 {
                         iommus = <&ipmmu vi0 2>;
                    };
```

**5**. Integration

```
r8a779a0.dtsi
Drivers
                    vin24: video@e6ed8000 {
Video capture
VIN3 (24 to 31)
                          iommus = <&ipmmu_vi0 3>;
                    } ;
                    vin25: video@e6ed9000 {
                          iommus = <&ipmmu vi0 3>;
                    };
                    vin26: video@e6eda000 {
                          iommus = <&ipmmu_vi0 3>;
                   };
                    vin27: video@e6edb000 {
                          iommus = <&ipmmu vi0 3>;
                    vin28: video@e6edc000 {
                         iommus = <&ipmmu vi0 3>;
                    };
                    vin29: video@e6edd000 {
                          iommus = <&ipmmu_vi0 3>;
                    vin30: video@e6ede000 {
                          iommus = <&ipmmu vi0 3>;
                    };
                    vin31: video@e6edf000 {
                          iommus = <&ipmmu_vi0 3>;
                   };
```

```
r8a779a0.dtsi
Drivers
EthernetAVB
                 avb0: ethernet@e6800000 {
                      iommus = <&ipmmu ds1 0>;
                 } ;
                 avb1: ethernet@e6810000 {
                      iommus = <&ipmmu ds1 1>;
                 };
                 avb2: ethernet@e6820000 {
                      iommus = <&ipmmu ds1 2>;
                };
                 avb3: ethernet@e6830000 {
                      iommus = <&ipmmu ds1 3>;
                 };
                 avb4: ethernet@e6840000 {
                      iommus = <&ipmmu ds1 4>;
                 };
                 avb5: ethernet@e6850000 {
                      iommus = <&ipmmu ds1 11>;
PCIe
                 pciec0: pcie@e65d0000 {
                      dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                      . . .
                      status = "disabled";
                      iommus = <&ipmmu_ds1 5>;
                +
                      iommu-map = <0x0 & ipmmu_ds1 & 0x0 & 0x10000>;
               +
                      iommu-map-mask = <0x0>;
                 };
                 pciec1: pcie@e65d8000 {
                      dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                      status = "disabled";
                      iommus = <&ipmmu ds1 6>;
                +
                      iommu-map = <0x0 &ipmmu_ds1 0x1 0x10000>;
                      iommu-map-mask = <0x0>;
                 pciec2: pcie@e65f0000 {
                      dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                      status = "disabled";
                      iommus = <&ipmmu ds1 7>;
                +
                      iommu-map = <0x0 \& ipmmu ds1 0x0 0x10000>;
               +
                      iommu-map-mask = <0x0>;
                 };
                 pciec3: pcie@e65f8000 {
                      dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                      status = "disabled";
                      iommus = <&ipmmu ds1 8>;
                      iommu-map = <0x0 \& ipmmu ds1 0x1 0x10000>;
                      iommu-map-mask = <0x0>;
                 };
```

## 5.3.2.7 For R-Car V3H Ver.2.0 (R8A77980)

Edit r8a77980.dtsi as below:

#### a) Enable common IPMMU DT node

Drivers	r8a77980.dtsi
All	ipmmu_mm: iommu@e67b0000 {
	<pre> status = "disabled"; };</pre>

## b) Enable corresponding IPMMU cache

Drivers	r8a77980.dtsi
Video capture,	ipmmu_vi0: iommu@febd0000 {
Display,	
PCIe	- status = "disabled";
	};
DMAC (DMAC1/2),	ipmmu_ds1: iommu@e7740000 {
GEther, SCIF, I2C,	
SDHI/MMC (SDHI1)	- status = "disabled";
	};

Drivers	r8a77980.dtsi
Video capture	<pre>vin0: vin_00@e6ef0000 {</pre>
VIN0 (0 to 3)	•••
	+ iommus = <&ipmmu_vi0 0>;
	};
	vin1: vin_01@e6ef1000 {
	•••
	+ iommus = <&ipmmu_vi0 0>;
	};
	vin2: vin_02@e6ef2000 {
	•••
	+ iommus = <&ipmmu_vi0 0>;
	};
	vin3: vin_03@e6ef3000 {
	•••
	<pre>+ iommus = &lt;&amp;ipmmu_vi0 0&gt;;</pre>
	};

5. Integration

```
r8a77980.dtsi
Drivers
                   vin4: vin_04@e6ef4000 {
Video capture
VIN1 (4 to 7)
                         iommus = <&ipmmu vi0 1>;
                   } ;
                   vin5: vin 05@e6ef5000 {
                         iommus = <&ipmmu vi0 1>;
                   vin6: vin 06@e6ef6000 {
                         iommus = <&ipmmu_vi0 1>;
                   };
                   vin7: vin_07@e6ef7000 {
                         iommus = <&ipmmu vi0 1>;
                   };
                   vin8: vin 08@e6ef8000 {
Video capture
VIN1 (8 to 11)
                        iommus = <&ipmmu vi0 2>;
                   vin9: vin 09@e6ef9000 {
                        iommus = <&ipmmu_vi0 2>;
                   };
                   vin10: vin_10@e6efa000 {
                         iommus = <&ipmmu vi0 2>;
                   };
                   vin11: vin 11@e6efb000 {
                         iommus = <&ipmmu vi0 2>;
                   vin12: vin 12@e6efc000 {
Video capture
VIN1 (12 to 15)
                        iommus = <&ipmmu vi0 3>;
                   };
                   vin13: vin 13@e6efd000 {
                        iommus = <&ipmmu vi0 3>;
                   vin14: vin_14@e6efe000 {
                         iommus = <&ipmmu vi0 3>;
                   };
                   vin15: vin 15@e6eff000 {
                         iommus = <&ipmmu vi0 3>;
                   fcpvd0: fcp@fea27000 {
Display
                         iommus = <&ipmmu vi0 8>;
                   };
                   pciec: pcie@fe000000 {
PCIe
                         dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
                         +
                         iommus = <&ipmmu_vi0 5>;
                  +
                         iommu-map = <0x0 &ipmmu_vi0 0x0 0x10000>;
                         iommu-map-mask = <0x0>;
                   } ;
```

```
Drivers
                    r8a77980.dtsi
                      dmac1: dma-controller@e7300000 {
DMAC
(DMAC1/2),
                             iommus = <&ipmmu_ds1 0>, <&ipmmu_ds1 1>,
I2C, SCIF
                                   <&ipmmu_ds1 2>, <&ipmmu_ds1 3>, <&ipmmu_ds1 3>, <&ipmmu_ds1 4>, <&ipmmu_ds1 5>,
                                   <&ipmmu_ds1 6>, <&ipmmu_ds1 7>,
                                   <&ipmmu ds1 8>, <&ipmmu ds1 9>,
                                   <&ipmmu_ds1 10>, <&ipmmu_ds1 11>,
<&ipmmu_ds1 12>, <&ipmmu_ds1 13>,
<&ipmmu_ds1 14>, <&ipmmu_ds1 15>;
                     +
                      };
                      dmac2: dma-controller@e7310000 {
                             <&ipmmu_ds1 20>, <&ipmmu_ds1 21>,
                                   +
                      };
MMC (SDHI1)
                      mmc0: mmc@ee140000 {
                             iommus = <&ipmmu ds1 32>;
                      };
GEther
                      gether: ethernet@e7400000 {
                             iommus = <&ipmmu ds1 34>;
                      };
```

## **CONFIDENTIAL**

5. Integration

# 5.4 Option Setting

#### 5.4.1 Module Parameters

There are no module parameters.

## 5.4.2 Kernel Parameters

There are no kernel parameters.