Scalable Formal Verification in High-Level Hardware Languages

Amelia Dobis - PhD Student, Princeton University Advised by Mae Milano



Motivation: Formal Verification

Hardware design is difficult -> error prone.

Tape-out is expensive -> no such thing as "affordable mistakes".

- Formal Verification gives strong correctness guarantees.
 - Based on SMT solvers like z3 or bitwuzla.

Motivation: Current Approach

```
class Counter extends Module {
      val count = RegInit(0.U(32.W))
                                                              CIRCT
      when (count === 42.U) { count := 0.U }
                                                                                    Counter.sv
      otherwise { count := count + 1.U }
      assert(count < 42.U)</pre>
                                                                                               Formal
                                                    c.btor2
                          btormc
                                                                             Yosys
                                                                                               Tools
                                                                                                SMT
                                              SAT/UNSAT
                                                                                               Solver
```

Motivation: Problems with Current Approach

Formal Verification tools are mostly commercial and closed-source.

- They **do not scale** well for large designs.
 - Engineers rely on manual workarounds and simulation instead.

 They are designed for SystemVerilog, not the high-level source languages.

 We need an open-source solution that is fully integrated into the languages engineers write.

Goal: Unified Formal Verification System

Goal: Design a verification system that is:

 Generic: Single interface that works for all high-level hardware languages.


2. Scalable: Efficiently verifies large modular designs.

3. Expressive: Allows for designs to be accurately specified.

Background

Background: CIRCT

- MLIR-based Compiler for high-level hardware languages, e.g. Chisel, Kanagawa, Verilog.
- Lowers all design constructs down to a shared core representation.
- Good target to create
 features that can be shared
 across many hardware
 languages.
 RINCETON UNIVERSITY



Overview of our Solution

Goal: Unified Formal Verification System


Goal: Design a verification system that is:

 Generic: Single interface that works for all high-level hardware languages.


2. Scalable: Efficiently verifies large modular designs.

3. Expressive: Allows for designs to be accurately specified.

Goal: Single interface to encode a formal test case in a frontend language.



Goal: Single interface to encode a formal test case in a frontend language.



How: Express verification intent and constructs in the IR.

```
class formalTest extends Module with Formal {
    // Inputs are interpreted as free/symbolic
    val a = IO(Input(UInt(32.W)))
    ...
}

verif.formal @formalTest {bound=500, method=BMC} {
    %a = verif.symbolic_input : i32
    ...
}
MLIR
```

How: Express verification intent and constructs in the IR.

- New operations in MLIR:
 - o verif.formal @Sym {attr-dict} {<body>}
 - declares a formal test block that can contain verification operations.
 - Each formal test will generate its own btor2 file.
 - %val = symbolic_value : <type>
 - declares a free variable.
 - Only valid inside of a verif.formal body.

Goal: Unified Formal Verification System

Goal: Design a verification system that is:

 Generic: Single interface that works for all high-level hardware languages.

2. Scalable: Efficiently verifies large modular designs.

3. Expressive: Allows for designs to be accurately specified.


• **Goal**: Efficiently verify large modular designs.

• **Problem**: Current solutions ignore modularity during verification.

- Solution: Hardware Contracts
 - Express specifications at the Module boundaries through pre- & post-conditions
 - Use modular specification to abstract modules during verification
 - Only verify modules once rather than once per instance

Verification

<u>Idea:</u> Preserve modularity throughout verification process.





Verification

 How: Annotate Modules with contracts. Once Verified, use contracts to abstract module instances.

Chisel

Verification

```
class A extends Module {
    //... IO ...
    contract {
        requires precondition
        ensures postcondition
    }
}
```

Chisel

```
hw.module @A(in %in : i32, out out : i32) {
    ; ... module body defining %out ...
    %out_ = verif.contract %out : i32 {
        verif.requires %prec : i1
        verif.ensures %post : i1
    }
    hw.output %out_ : i32
}
```

MLIR

- New operations in MLIR:
 - o %out = verif.contract (<inputs>) {<body>}
 - declares a contract that can contain pre- & postconditions.
 - \blacksquare Functions as a Hoare Triple \rightarrow inputs will be abstracted during verification.
 - Output is the result that in postconditions

- New operations in MLIR:
 - o %out = verif.contract (<inputs>) {<body>}
 - declares a contract that can contain pre- & postconditions.
 - \blacksquare Functions as a Hoare Triple \rightarrow inputs will be abstracted during verification.
 - Output is the result that in postconditions
 - o verif.requires %precondition : <type>
 - declares a precondition
 - Only valid inside of a verif.contract body

- New operations in MLIR:
 - o %out = verif.contract (<inputs>) {<body>}
 - declares a contract that can contain pre- & postconditions.
 - Functions as a Hoare Triple → inputs will be abstracted during verification.
 - Output is the result that in postconditions
 - o verif.requires %precondition : <type>
 - declares a precondition
 - Only valid inside of a verif.contract body
 - o Verif.ensures %postcondition : <type>
 - declares a postcondition
 - Only valid inside of a verif.contract body

Verification

- Verification Compilation Flow:
 - Lower frontend modules to MLIR modules containing contracts.
 - Lower formal tests to verif formal tests.

Verification

- Verification Compilation Flow:
 - Lower frontend modules to MLIR modules containing contracts.
 - Lower formal tests to verif formal tests.
 - Convert modules into formal tests by:
 - Replace inputs and outputs with symbolic variables
 - Assume all preconditions on the inputs
 - **Assert** all **postconditions** on the outputs

Verification

- Verification Compilation Flow:
 - Lower frontend modules to MLIR modules containing contracts.
 - Lower formal tests to verif formal tests.
 - Convert modules into formal tests by:
 - Replace inputs and outputs with symbolic variables
 - Assume all preconditions on the inputs
 - Assert all postconditions on the outputs
 - Replace module instances with their contracts where:
 - All preconditions are asserted on the inputs given to the instance
 - All postconditions are assumed on the result of the instance

Verification

Verification Compilation Flow:

```
class A extends Module {
    //... IO ...
    contract {
        requires ...
        ensures ...
}}

class B extends Module
    with Formal
{
    val a1 = Instance(A)
    val a2 = Instance(A)
    assert(...)
}
```

frontend

Verification

Verification Compilation Flow:

```
class A extends Module {
                                   hw.module @A(:...io...:)
      //... IO ...
                                     %out = verif.contract %out : i32 {
      contract {
                                       verif.requires ...
                                       verif.ensures
             requires ...
             ensures ...
                                   verif.formal @B {attr}
                                     %al.in = verif.symbolic input : i32
class B extends Module
                                     %a2.in = verif.symbolic input : i32
      with Formal
                                     %al.out = hw.instance "al"
                                          @A(in: %a1.in) -> (out: i32)
      val a1 = Instance(A)
                                     %a2.out = hw.instance "a2"
      val a2 = Instance(A)
                                          @A(in: %a2.in) -> (out: i32)
      assert(...)
                                     verif.assert
```

frontend

CIRCT core IR

Verification

Verification Compilation Flow:

```
class A extends Module {
    //... IO ...
    contract {
        requires ...
        ensures ...
    }
}

class B extends Module
    with Formal
{
    val a1 = Instance(A)
    val a2 = Instance(A)
    assert(...)
}
```

```
hw.module @A(;...io...;) {
    %out_ = verif.contract %out : i32 {
       verif.requires ...
       verif.ensures ...
}

verif.formal @B {attr} {
    %a1.in = verif.symbolic_input : i32
    %a2.in = verif.symbolic_input : i32
    %a1.out = hw.instance "a1"
       @A(in: %a1.in) -> (out: i32)
    %a2.out = hw.instance "a2"
       @A(in: %a2.in) -> (out: i32)
    verif.assert ...
```

```
verif.formal @A {attr} {
   %in = verif.symbolic_input : i32
   %out = verif.symbolic_input : i32
   verif.assume ...
   verif.assert ...
}

verif.formal @B {attr} {
   %a1.in = verif.symbolic_input : i32
   %a2.in = verif.symbolic_input : i32
   %a1.out = verif.symbolic_input : i32
   verif.assert prec_al
   verif.assume post_al
   %a2.out = verif.symbolic_input : i32
   ;...contract a2
}
```

frontend


CIRCT core IR

CIRCT verification IR

Why?


Why?

Enables Solver Parallelism



Why?

Enables Solver Parallelism



- Simplifies individual verification problems
 - No single verification task needs to solve for the entire system

Goal: Unified Formal Verification System

Goal: Design a verification system that is:

1. Generic: Single interface that works for all high-level hardware languages.

2. Scalable: Efficiently verifies large modular designs.


3. Expressive: Allows for designs to be accurately specified.

• **Goal**: Accurately specify designs.

- Problem: Sequential hardware requires temporal specifications.
 - Modal Logic is complex and hard to support.
 - Only supported by expensive commercial verification tools.

- **Solution:** Incrementally lower temporal specifications into synthesizable hardware before verification.
 - Enables the use of LTL-like formulae in specifications
 - Lowers complex expressions to standard, widely supported constructs.

(a ##1 b ##1 c) |-> (d ##1 e)



```
(a ##1 b ##1 c) |-> (d ##1 e)
                     (a ##1 b)
                                       (ab ##1 c)
                                                                                (d ##1 e)
                                                          (abc |-> de)
%ab = ltl.seq {
                                                                                 %de = ltl.seq
                                       %abc = ltl.seq (%ab) {
 %a 1 = ltl.delay %a, 1 : i1
                                         %ab 1 = ltl.delay %ab, 1 : i1
                                                                                  %d 1 = ltl.delay %d, 1 : i1
 %res = comb.and bin %a 1, %b : i1
                                                                                  %res = comb.and bin %d 1, %e : i1
                                         %res = comb.and bin %ab 1, %c : i1
                                                                                  ltl.yield %res
 ltl.yield %res
                                         ltl.yield %res
} : !ltl.sequence<1>
                                                                                  : !ltl.sequence<1>
                                       } : !ltl.sequence<1>
```

```
(a ##1 b ##1 c) |-> (d ##1 e)
                     (a ##1 b)
                                       (ab ##1 c)
                                                                                 (d ##1 e)
                                                          (abc |-> de)
%ab = ltl.seq {
                                                                                 %de = ltl.seq {
                                       %abc = ltl.seq (%ab) {
 %a 1 = ltl.delay %a, 1 : i1
                                         %ab 1 = ltl.delay %ab, 1 : i1
                                                                                   %d 1 = ltl.delay %d, 1 : i1
 %res = comb.and bin %a 1, %b : i1
                                                                                   %res = comb.and bin %d 1, %e : i1
                                         %res = comb.and bin %ab 1, %c : i1
 ltl.yield %res
                                         ltl.yield %res
                                                                                   ltl.yield %res
} : !ltl.sequence<1>
                                        } : !ltl.sequence<1>
                                                                                 } : !ltl.sequence<1>
                                %ltl = ltl.implication %abc, %de : !ltl.property
```

```
(a ##1 b)
                                                             (a ##1 b ##1 c)
%ab = ltl.seq
%a 1 = ltl.delay %a, 1 : i1
 %res = comb.and bin %a 1, %b : i1
  ltl.yield %res
                                                    %abc = ltl.seq -
} : !ltl.sequence<1>
                                                      %a 2 = ltl.delay %a, 2 : i1
                                                      %b^{-1} = ltl.delay %b, 1 : i1
                                                      %res = comb.and %a 2, %b 1, %c : i1
                                                      ltl.yield %res
%abc = ltl.seq (%ab) {
                                                      : !ltl.sequence<2>
 %ab 1 = ltl.delay %ab, 1 : i1
 %res = comb.and bin %ab 1, %c : i1
  ltl.yield %res
 : !ltl.sequence<1>
        (ab ##1 c)
```

(a ##1 b ##1 c)

```
%abc = ltl.seq {
 %a 2 = ltl.delay %a, 2 : i1
 b^{-1} = 1t1.delay %b, 1 : i1
 %res = comb.and %a 2, %b 1, %c : i1
 ltl.yield %res
 : !ltl.sequence<2>
%ltl = ltl.implication %abc, %de : !ltl.property
%de = ltl.seq {
 %d 1 = ltl.delay %d, 1 : i1
 %res = comb.and %d 1, %e : i1
 ltl.yield %res
} : !ltl.sequence<1>
```

```
(a ##1 b ##1 c) |-> (d ##1 e)
```

```
%lt1 = ltl.seq {
    %a_3 = ltl.delay %a, 3 : i1
    %b_2 = ltl.delay %b, 2 : i1
    %c_1 = ltl.delay %c, 1 : i1
    %abc = comb.and %a_3, %b_2, %c_1 : i1
    %d_1 = ltl.delay %d, 1 : i1
    %de = comb.and %d_1, %e : i1
    %res = ltl.implication %abc, %de:!ltl.property
    ltl.yield %res
} : !ltl.property<3>
```

With this design we achieve:

• **Expressiveness**: we can encode a wide variety of LTL expressions.

• **Compositionality**: composed LTL formulae lower correctly without additional effort.

 Synthesizability: formulae are easier to convert than the traditional method of building a monitor automata.

Goal: Unified Formal Verification System

Goal: Design a verification system that is:


 Generic: Single interface that works for all high-level hardware languages.

2. Scalable: Efficiently verifies large modular designs.


3. Expressive: Allows for designs to be accurately specified.

Conclusion

Conclusion: Current Approach



Conclusion: Our Solution



Conclusion

Designed a scalable unified verification system for hardware using:

1. Unified Formal Test Interface

a. Allows any frontend to gain access to Formal Verification for free.

2. Hardware Contracts – Maintain Modularity during Verification

- a. Enable Solver Parallelism
- b. Simplify individual verification tasks

3. General LTL support

- a. IR that encodes LTL expressions in a composable manner
- b. Incrementally lower expression to synthesizable hardware through simple passes

Repositories

- **Btor2-opt**: Experimentation and Benchmarking
 - https://github.com/dobios/btor2-opt

- **CIRCT**: Final MLIR implementation of language constructs
 - https://github.com/llvm/circt

- <u>Patronus</u>: Implementation of solver optimizations
 - https://github.com/cucapra/patronus

Questions?