


Carte Mère Pléiades

APP1

P07

Revision 1.00

Date : 2025-02-11



Revision history	
0.00	SCHÉMA DÉPART
1.00	SCHÉMA FINAL 2025-01-10

Package size conversion	
Metric	Imperial
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512

Fiducials

FID1

FID2

FID3

FID 1MM

FID 1MM

FID 1MM

Mounting holes M3

MTH1

MTH2

MTH3

MTH4

Test points

TP1

TP2

TP3

TP4

1 MM

1 MM

1 MM

1 MM

GND

GND

GND

GND

3V3

0V75

6V

-6V

TP5

TP6

TP7

TP8

1 MM

1 MM

1 MM

1 MM

1V2

1V5

1V8

3V3A

TP9

TP10

TP11

TP12

1 MM

1 MM

1 MM

1 MM

5V_A

VBUS

-1V8_A

-5V_A

TP13

TP14

TP15

TP16

1 MM

1 MM

1 MM

1 MM

Debug LEDs

VBUS

2k

0402

R91

D3

SML-311D TT86

ORANGE

GND

3V3

2k

0402

R92

D5

SML-311D TT86

ORANGE

ALIMENTATION_PLEIADES[1][3A]

PGOOD EFUSE

6V

2k

0402

R90

D4

SML-311D TT86

ORANGE

GND

3V3

2k

0402

R93

D6

SML-311D TT86

ORANGE

GND

Heat sink

maxiFLOW/superGRIP-Low-Profile
BGA Heat Sink - High Performance

PN: ATS-X51270K-C1-R0
Aucun trou de montage nécessaire

Project Title

Carte Mère Pléiades

Global Project

APP1

Size

11x17

Group

P07

Revision

1.00

Date

2025-02-11

Sheet

1 of 12


Filename

PAGE-TITRE_PLEIADES.SchDoc


Designers

François Major
Alexis Juteau
-


FPGA BANQUE 2




FPGA BANQUE 3



FLASH




DÉCOUPLAGE BANQUE 2




Sheet Name			
FPGA[2]_PLEIADES			
Project Title			
Carte Mère Pléiades			
Global Project			
<i>APP1</i>			
Size	11x17	Group	P07
		Revision	1.00
Date	2025-02-11		Sheet
			3 of 12
Filename	FPGA[2]_PLEIADES.SchDoc		Designers
			François Major Alexis Juteau . .


USB




Isolation USB



JTAG Digilent JTAG-SMT3-NC




Dual 1.5-pF, 5.5-V, ± 8 -kV ESD protection diode




Sheet Name	PROG_PLEIADES		
Project Title	Carte Mère Pléiades		
Global Project	APP1		
Size	11x17	Group	P07
Date	2025-02-11	Revision	1.00
Filename	PROG_PLEIADES.SchDoc	Sheet	4 of 12
Designers	François Major Alexis Juteau -		


CDCE62005 ALIMENTATION




CDCE62005 HORLOGES



CDCE62005 CONTRÔLE




DÉCOUPLAGE PLL




^A 2 caps par pin d'alim + quelques bulks (125MHz, 12,5MHz et 1,25MHz)

OSCILLATEUR 125MHZ




Sheet Name				HORLOGE_PLEIADES			
Project Title							
Carte Mère Pléiades							
Global Project							
APP1							
Size		Group				Revision	
11x17		P07				1.00	
Date						Sheet	
2025-02-11						5 of 12	
Filename						Designers	
HORLOGE_PLEIADES.SchDoc						François Major Alexis Juteau -	

DDR3 – 16 Meg x 16 x 8 Banks



DÉCOUPLAGE ALIMENTATION DDR3




ON DÉCOUPLE À 200MHz, 20MHz ET 2MHz


APPLICATION
NOTE P(9/27) ET
P(14/16)

Sheet Name			
SDRAM_PLEIADES			
Project Title			
Carte Mère Pléiades			
Global Project			
<i>APP1</i>			
Size	Group	Revision	
11x17	P07	1.00	
Date		Sheet	
2025-02-11		6 of 12	
Filename		Designers	
SDRAM_PLEIADES.SchDoc		François Major Alexis Juteau . . .	


ENTRÉE ALIM




TPS26631RGER - Electronic Fuse Regulator 6A




Alimentation terminaison




PTN78060W (24V-6V)




PTH08T260W (6V-3.3V)



TPS7A47 (6V-3.3V LDO)




TPS7A47 (6V-5V LDO)




Sheet Name	Alimentation[1]_PLEIADES		
Project Title	Carte Mère Pléiades		
Global Project	APP1		
Size	11x17	Group	P07
Date	2025-02-11	Revision	1.00
Filename	ALIMENTATION_PLEIADES[1].SchDoc	Sheet	7 of 12
Designers	François Major Alexis Juteau		


LMZ30604 (3,3V-1,2)




LMZ30602 (3,3V-1,8)




LMZ30602 (3,3V-1,5)




TPS7A47 (3,3V-1,8 LDO)



TPS7A33 (-6V--5V LDO)



PTN04050A (6V--6V)






Sheet Name		Alimentation[2]_PLEIADES	
Project Title		Carte Mère Pléiades	
Global Project		APP1	
Size	Group	Revision	
11x17	P07	1.00	
Date		Sheet	
2025-02-11		8	of 12
Filename		Designers	
ALIMENTATION[2]_PLEIADES.SchDoc		François Major Alexis Juteau - -	

Contrôle moteur


DRIVES SORTIES

TERMINAL MOTEUR




Sheet Name			CONTROLE_MOTEUR_PLEIADES		
Project Title			Carte Mère Pléiades		
Global Project			APP1		
Size	11x17	Group	P07	Revision	1.00
Date	2025-02-11			Sheet	9 of 12
Filename	CONTROLE_MOTEUR_PLEIADES.SchDoc			Designers	François Major Alexis Juteau -


ALIMENTATION ADC




ADC 1



ADC 2




CONTRÔLEUR ADC




Sheet Name			ADC_PLEIADES		
Project Title			Carte Mère Pléiades		
Global Project			APP1		
Size	11x17	Group	P07	Revision	1.00
Date	2025-02-11			Sheet	10 of 12
Filename	ADC_PLEIADES.SchDoc			Designers	François Major Alexis Juteau -


ALIMENTATION DAC




CONTRÔLEUR DAC




LOGIQUE DAC



ÉTAGE AMPLIFICATION PART A




ÉTAGE AMPLIFICATION PART B



Sheet Name		DAC_PLEIADES	
Project Title		Carte Mère Pléiades	
Global Project		APP1	
Size	11x17	Group	P07
Date	2025-02-11	Revision	1.00
Filename		Designers	
DAC_PLEIADES.SchDoc		François Major Alexis Juteau -	

COUCHE PHYSIQUE ÉMETTEUR-RÉCEPTEUR



Sheet Name			
ETHERNET_PLEIADES			
Project Title			
Carte Mère Pléiades			
Global Project			
APP1			
Size	Group		Revision
11x17		P07	1.00
Date	2025-02-11		Sheet
			12 of 12
Filename	ETHERNET_PLEIADES.SchDoc		Designers
			François Major Alexis Juteau -