## 2022 Digital IC Design Homework 3

NAME	AME					
Student ID	P76101283					
		Sim	ulation Result			
Functional	Pass Fail	Pass/ Fail	Gate-level	Pass / I	Fail Pass Fail	
simulation	(encoder)	(decoder)	simulation	(encod	der) (decoder)	
Transcript			<pre># cycle 007fe, expect 8, get 8 &gt;&gt; Pass # == Decoding string "080808" # cycle 007ff, expect 0, get 0 &gt;&gt; Pass # cycle 00800, expect 8, get 8 &gt;&gt; Pass # cycle 00801, expect 0, get 0 &gt;&gt; Pass # cycle 00802, expect 8, get 8 &gt;&gt; Pass # cycle 00803, expect 0, get 0 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 8, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00804, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 8 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect 1, get 9 &gt;&gt; Pass # cycle 00802, expect</pre>			
Transcript		<pre># cycle 007fc, expect d, get d &gt;&gt; Pass # == Decoding string "f4" # cycle 007fd, expect f, get f &gt;&gt; Pass # cycle 007fe, expect 4, get 4 &gt;&gt; Pass # cycle 007ff, expect e, get e &gt;&gt; Pass # cycle 007ff, expect e, get e &gt;&gt; Pass # cycle 00800, expect 8, get 8 &gt;&gt; Pass # cycle 00801, expect f, get f &gt;&gt; Pass # cycle 00801, expect f, get f &gt;&gt; Pass # cycle 00802, expect 4, get 4 &gt;&gt; Pass # cycle 00803, expect f, get f &gt;&gt; Pass # cycle 00804, expect f, get f &gt;&gt; Pass # cycle 00804, expect f, get f &gt;&gt; Pass # cycle 00804, expect f, get f &gt;&gt; Pass #</pre>				
Transcript		<pre># cycle 007fc, expect 7, get 7 &gt;&gt; Pass # cycle 007fd, expect d, get d &gt;&gt; Pass # cycle 007fe, expect 7, get 7 &gt;&gt; Pass # cycle 007fe, expect 7, get 7 &gt;&gt; Pass # == Decoding string "d7d7d7" # cycle 007ff, expect d, get d &gt;&gt; Pass # cycle 00800, expect 7, get 7 &gt;&gt; Pass # cycle 00801, expect d, get d &gt;&gt; Pass # cycle 00802, expect 7, get 7 &gt;&gt; Pass # cycle 00802, expect 7, get 7 &gt;&gt; Pass # cycle 00803, expect d, get d &gt;&gt; Pass # cycle 00804, expect 7, get 7 &gt;&gt; Pass # cycle 00804, expect 7, get 7 &gt;&gt; Pass # cycle 00804</pre>				
Syn	thesis Resul	t	encoder		decoder	
Total logic el	ements		475		80	
Total memory	y bit		16384		0	

Embedded multiplier 9-bit element	0	0
Simulation time img0	538590	61590
Simulation time img1	524070	61620
Simulation time img2	399210	61590

Flow Status	Successful - Fri Apr 29 00:25:15 202
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ
Revision Name	LZ77_Encoder
Top-level Entity Name	LZ77_Encoder
Family	Cyclone II
Device	EP2C70F896C8
Timing Models	Final
Total logic elements	475 / 68,416 ( < 1 % )
Total combinational functions	458 / 68,416 ( < 1 % )
Dedicated logic registers	223 / 68,416 ( < 1 % )
Total registers	223
Total pins	28 / 622 ( 5 % )
Total virtual pins	0
Total memory bits	16,384 / 1,152,000 ( 1 % )
Embedded Multiplier 9-bit elements	0 / 300 ( 0 % )
Total PLLs	0/4(0%)

Flow Status	Successful - Tue Apr 26 11:39:13 2022
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Editi
Revision Name	LZ77_Decoder
Top-level Entity Name	LZ77_Decoder
Family	Cyclone II
Device	EP2C70F896C8
Timing Models	Final
Total logic elements	80 / 68,416 ( < 1 % )
Total combinational functions	80 / 68,416 ( < 1 % )
Dedicated logic registers	41 / 68,416 ( < 1 % )
Total registers	41
Total pins	27 / 622 ( 4 % )
Total virtual pins	0
Total memory bits	0 / 1,152,000 ( 0 % )
Embedded Multiplier 9-bit elements	0/300(0%)
Total PLLs	0/4(0%)

## Description of your design

## Encoder:

就等到資料讀取完成之後,才開始做計算。主要 Stage 大概分成 4 個部分 1.Reading 2.Calculate 3.Output 4.Finish 。

Reading: 又分成一開始的資料讀取跟 look-ahead buffer 未滿之前的讀取。

Calculate: 原先是寫一個 function 但是後來不能合成就把它改成一個 clk 依據 sliding windows 的方式來偵測有沒有對到。

Output: 就把剛剛算出來的答案做輸出而已。

Finish: 就結束而已。

## Decoder:

我認為沒有甚麼 stages 可言,所以直接用一個 sequential block 來輸出每一個 clk 所產生的 output。並且把提前半個 clk 來的 code\_pos,code\_len,用一個 wire 存起來,並在 clk 來的時候,針對剛剛所存的做判斷如果 index == code\_len 則輸出 chardata[3:0] 否則 輸出之前的 search\_buffer[code\_pos] 並且 index ++。

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element)