```
James Jhong
      2/1/2022
 3
 4
      EE371 Lab 3 Task 1
 5
6
7
      This module is the top level module for Task 1.
      It calls the methods to create lines with Bresenham's line algroithm
      and display the lines on a VGA display
9
10
     module DE1_SOC (HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
11
         VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
12
13
         output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
         output logic [9:0] LEDR; input logic [3:0] KEY; input logic [9:0] SW;
14
15
16
17
18
         input CLOCK_50;
         output [7:0] VGA_R;
output [7:0] VGA_G;
19
20
21
         output [7:0] VGA_B;
22
23
24
         output VGA_BLANK_N;
         output VGA_CLK;
output VGA_HS;
25
         output VGA_SYNC_N;
26
27
         output VGA_VS;
         assign HEXO = '1;
28
29
30
                          '1;
         assign HEX2 =
                          '1;
31
         assign HEX3 =
         assign HEX4 = '1;
32
         assign HEX5 = '1;
33
34
35
         assign LEDR = SW;
         logic [9:0] x0, x1, x;
logic [8:0] y0, y1, y;
logic frame_start;
36
37
38
39
         logic pixel_color;
40
41
         ////// DOUBLE_FRAME_BUFFER ///////
logic dfb_en;
42
43
         assign dfb_en = 1'b0;
44
45
         46
         VGA_framebuffer fb(.clk(CLOCK_50), .rst(1'b0), .x, .y, .pixel_color, .pixel_write(1'b1), .dfb_en, .frame_start,
47
48
                     .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .VGA_VS, .VGA_BLANK_N, .VGA_SYNC_N);
49
50
51
52
53
54
55
56
          // draw lines between (x0, y0) and (x1, y1)
          line_drawer lines (.clk(CLOCK_50), .reset(1'b0),
                     .x0, .y0, .x1, .y1, .x, .y);
      //ex1
//
57
             assign x0 = 50;
58
59
             assign y0 = 0;
             assign x1 = 50;
60
             assign y1 = 240;
61
             assign pixel_color = 1'b1;
62
63
      //ex2
64
             assign x0 = 0;
             assign y0 = 240;
65
66
             assign x1 = 240;
67
             assign y1 = 240;
68
70
71
72
73
74
75
76
             assign pixel_color = 1'b1;
      //ex3
             assign x0 = 0;
             assign y0 = 50;
             assign x1 = 240;
             assign y1 = 0;
             assign pixel_color = 1'b1;
```

```
//ex4
 78
               assign x0 = 240;
               assign y0 = 50;
 79
 80
               assign x1 = 0;
 81
               assign y1 = 0;
 82
               assign pixel_color = 1'b1;
 83
       //ex5
 84
 85
               assign x0 = 0;
               assign y0 = 0;
assign x1 = 120;
 86
 87
               assign y1 = 240;
 88
 89
               assign pixel_color = 1'b1;
 90
 91
       //ex6
 92
               assign x0 = 0;
               assign y0 = 240;
 93
 94
               assign x1 = 50;
       //
//
 95
               assign y1 = 0;
 96
               assign pixel_color = 1'b1;
 97
 98
       //ex7
           assign x0 = 37;
assign y0 = 47;
assign x1 = 573;
 99
100
101
           assign y1 = 350;
102
103
           assign pixel_color = 1'b1;
104
       endmodule
105
       module DE1_SoC_testbench();
  logic [3:0] KEY;
  logic [9:0] SW;
106
107
           logic
108
109
           logic
                  [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
           logic [7:0] VGA_R;
logic [7:0] VGA_G;
logic [7:0] VGA_B;
logic VGA_BLANK_N;
logic VGA_CLK;
110
111
112
113
114
115
           logic VGA_HS;
116
           logic VGA_SYNC_N;
117
           logic VGA_VS;
           logic CLOCK_50;
118
119
120
           DE1_SOC dut (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
121
           VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
122
123
           parameter CLOCK_PERIOD = 100;
124
           initial begin
125
               CLOCK_50 \ll 0;
126
               forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
127
128
129
           initial begin
                   repeat(15) @(posedge CLOCK_50);
130
131
               $stop;
132
           end
133
134
135
       endmodule
```

136