## 计数器实验报告

# 计71 张程远 2017011429

## 一、实验目的

- 1、掌握时序电路的基本分析和设计方法
- 2、理解同步时序电路和异步时序电路的区别
- 3、掌握计数器电路的设计原理,用硬件描述语言实现指定功能的计数器设计
- 4、学会利用软件仿真实现对数字电路的逻辑功能进行验证分析

## 二、实验内容

- 1、使用实验平台上两个未经译码处理的数码管显示计数,手动单次时钟进行计数,时钟上升沿计数一次,当计数到 59 的时候,要求两个数码管都能复位到 00 的状态,重新计数;实验还要求设置复位键 rst,可以随时重新恢复到 00 的状态继续计数。
- 2、使用实验平台上的 1MHz 时钟,将计数器改成秒表,并可以在秒表中使用开关控制秒表的启动和暂停。

## 三、实验代码

1、D 触发器

```
library IEEE ;
use IEEE.STD LOGIC 1164.ALL ;
entity Dtrigger is
```

```
port(clk, rst: IN STD LOGIC;
q, notq: OUT STD LOGIC

____);
end Dtrigger;
```

```
architecture arc of Dtrigger is
signal tmp: STD LOGIC := '0';
begin
```

```
process(clk, rst)
begin

if(rst = '0') then

tmp <= '0';
elsif (clk'event) and (clk = '1') then

tmp <= not tmp;
end if;</pre>
```

\_\_\_\_

end process ;

```
<u>process</u>(tmp)
   begin
       q <= tmp ;
       notq <= not tmp ;</pre>
   end process;
end arc ;
2、Counter 部分
library IEEE;
use IEEE.STD LOGIC 1164.ALL ;
use IEEE.STD LOGIC ARITH.ALL ;
use IEEE.STD LOGIC UNSIGNED.ALL ;
entity Counter is
port(c clk, c rst: IN STD LOGIC ;
  outh, outl: OUT STD LOGIC VECTOR(6 downto 0)
end Counter;
architecture arcc of Counter is
component Dtrigger -Dtrigger作为元件例化
   port(clk, rst: IN STD_LOGIC ;
   q, notq: OUT STD LOGIC
    );
end component ;
signal h, l:INTEGER range 0 to 9 := 0; --十位与个位
signal q v, notq v: STD LOGIC VECTOR(5 downto 0); --Q和非Q
signal t rst, t clk: STD LOGIC := '1';
<u>signal num : INTEGER range 0 to 60:= 0 ; --计数</u>
<u>begin</u>
  s0: D port map(t clk, t rst, q v(0), notq v(0));
s1: D port map(nq_v(0), t_rst, q_v(1), notq_v(1));
 s2: D port map(nq v(1), t rst, q v(2), notq v(2));
  s3: D port map(nq v(2), t rst, q v(3), notq v(3));
   <u>s4: D port map(nq v(3), t rst, q v(4), notq v(4)) ;</u>
  <u>s5: D port</u> map(nq_v(4), t_rst, q_v(5), notq_v(5)) ;
   process(c_clk, c_rst)
   begin
       t_rst <= c_rst ;
       t_clk <= c_clk ;
       num <= CONV_INTEGER(q_v) ;</pre>
      if(num > 59) then
```

```
<u>t_rst</u> <= '0' ;
           num <= 0 <u>; --置零</u>
      end if ;
     h <= num / 10 ;
       1 <= <u>num</u> mod(10) ; --计算十位与个位
   <u>--</u>译码
 case h is
     <u>when 0 =</u>> outh <= "1111110" ;
     when 1 => outh <= "0110000";
         when 2 => outh <= "1101101";
         when 3 => outh <= "1111001" ;</pre>
         when 4 => outh <= "0110011";</pre>
         <u>when 5 =</u>> outh <= "1011011" ;
          when 6 => outh <= "0011111";
    <u>when 7 =</u>> outh <= "1110000" ;
         when 8 => outh <= "1111111";
         when 9 => outh <= "1110011" ;</pre>
         when others => outh <= "0000000";
  end case ;
 __case l is
 when 0 => outl <= "1111110" ;
         when 1 => outl <= "0110000";
         when 2 => outl <= "1101101" ;</pre>
 when 3 => outl <= "1111001";
         when 4 => outl <= "0110011";
         when 5 => outl <= "1011011" ;</pre>
         <u>when 6 =</u>> outl <= "0011111" ;
         <u>when 7 => outl <= "1110000" ;</u>
         when 8 => outl <= "1111111";
         <u>when 9 =</u>> outl <= "1110011" ;
         when others => outl <= "0000000";
       end case;
   end process;
end arcc;
```

原理:首先实现底层的D触发器作为例化元件,在Counter的实现中采用6个计数器进行计数,并用num计算时钟上升沿的次数,超过59立即置成0。计算num的十位和个位作为h和l的值,然后再实现译码,从而获得结果。

## 3、Timer部分

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
```


```
use IEEE.STD LOGIC UNSIGNED.ALL ;
entity Timer is
 port(c clk, c rst: IN STD LOGIC ;
  outh, outl: OUT STD LOGIC VECTOR(6 downto 0);
 pause: IN STD_LOGIC
<u>);</u>
end Timer ;
architecture arct of Timer is
component Dtrigger
port(clk, rst: IN STD LOGIC ;
  q, notq: OUT STD LOGIC
    );
end component ;
signal h, l:INTEGER range 0 to 9 := 0; --同上
signal q v, notq v: STD LOGIC VECTOR(5 downto 0);
signal t rst, t clk: STD LOGIC := '1';
signal num : INTEGER range 0 to 60:= 0 ;
signal t : INTEGER range 0 to 1000000 := 0 ;
begin
 u0: D port map(t clk, t rst, q v(0), notq v(0));
 u1: D port map(nq v(0), t rst, q v(1), notq v(1));
 u2: D port map(nq v(1), t rst, q v(2), notq v(2));
u3: D port map(nq v(2), t rst, q v(3), notq v(3));
  u4: D port map(nq v(3), t rst, q v(4), notq v(4));
  <u>u5: D port</u> map(nq_v(4), t_rst, q_v(5), notq_v(5)) <u>;</u>
   process(c clk, c rst, pause)
   begin
       t rst <= c rst;
     if(c_{clk}'event) and (c_{clk} = '1') then
         <u>if</u>(pause = '0') <u>then</u>
               t <= t+1 ;
               t_clk <= <u>'1'</u>;
               <u>if</u>(t = 1000000) then --1M时钟
                   <u>t_clk</u> <= '0' ;
                  t <= 0 ;
               end if ;
         end if ;
     end if ;
 num <= CONV_INTEGER(q_v);</pre>
```

```
h <= num / 10 ;
        1 \le num \mod 10;
 <u>if</u>(num > 59) <u>then</u>
            num <= 0;
           t_rst <= '0' ;
           t_clk <= '1' ;
           t <= 0 <u>;</u>
           h <= 0;
            1 <= 0 ;
      end if ;
   case h is
           when 0 => outh <= "1111110";
    <u>when 1 => outh <= "0110000" ;</u>
         when 2 => outh <= "1101101";
         when 3 => outh <= "1111001" ;</pre>
          when 4 => outh <= "0110011";
          when 5 => outh <= "1011011" ;</pre>
          <u>when 6 =</u>> outh <= "0011111" ;
           when 7 => outh <= "1110000";
          <u>when 8 =</u>> outh <= "1111111" ;
          when 9 => outh <= "1110011";
          <u>when others =</u>> outh <= "0000000" ;
 end case ;
  <u>case</u> l is
      when 0 => outl <= "1111110" ;</pre>
        when 1 => outl <= "0110000" ;</pre>
         when 2 => outl <= "1101101";
          <u>when 3 =</u>> outl <= "1111001" ;
         when 4 => outl <= "0110011";
          when 5 => outl <= "1011011";
          <u>when 6 =</u>> outl <= "0011111" ;
          wh<u>en 7 =</u>> outl <= "1110000" ;
          <u>when 8 =</u>> outl <= "1111111" <u>;</u>
         when 9 => outl <= "1110011";
      <u>when others =</u>> outl <= "0000000" ;
        end case ;
    end process;
end arct;
```

原理:利用pause作为时钟的暂停键,模块1MHz的时钟频率代替手动触发的clk信号,因此设置一个计数用的变量t,每当时钟上升沿时t就加1,加到1000000的时候意味着经过

了一秒,此时计数值加1。

## 4、手动计数器仿真



上面的7位数字是个位的仿真结果,下面的则是十位仿真结果。同时,给 reset 设置了3个置零操作,以观察 reset 的效果。从上面的波形图可以看出,在忽略仿真延迟的情况下,仿真结果基本符合理论值。

### 四、实验小结

通过本次实验,我对设计时序电路有了更丰富的经验和更深刻的理解。在实验中我遇到了几个问题:首先是 1MHz 时钟模块频率过快,t以 100 万进行计数时数字跳变速度很快,经过我仔细检查代码,认为可能是模块本身的问题,因此我借用了其他同学的模块进行实验,获得了正常秒表的效果;另外一个问题是 mod 开销过大的问题,最开始时我使用了两处 mod,然而烧出的代码总是出现奇怪的 bug,推测是 mod 消耗的资源和时间过长造成的。后来我只在十位的计算里使用了一处 mod,终于获得了较好的效果。

由此看来, 时序逻辑电路本身还有很多值得学习和思考的东西, 也许这意味着将来还会在这里"踩坑", 但只有踩到坑才会有所进步, 所以这也未尝不是一件好事。

感谢助教的指导和讲解!