

# Shu-Yu Lin

🐙 github.com/dogsc729 | 🌐 linkedin.com/in/shu-yu-lin-ntuee | ✉️ shuyulin1998@gmail.com | ☎️ +886-922737605

## EDUCATION

<b>National Taiwan University</b> Bachelor of Science in Electrical Engineering	Sept. 2018 - present GPA: 3.64/4.3
<b>National Taiwan University</b> Bachelor of Arts in Political Science (Double major)	Sept. 2019 - present GPA: 4.3/4.3

## WORK EXPERIENCE

<b>Technical Intern</b> MIH Consortium	Sept. 2022 - present Taipei, Taiwan
<ul style="list-style-type: none"><li>Construct a car model with <b>3D Scenes of Azure Digital Twins</b>.</li><li>Develop an embedded system based on <b>AUTOSAR4.4</b> on NXP's <b>S32K144-Q100 General-Purpose Evaluation Board</b>.</li></ul>	
<b>Hardware Platform Application Engineer Intern</b> Intel Corporation	July 2021 - June 2022 Taipei, Taiwan
<ul style="list-style-type: none"><li>Contributor of <b>Highly Efficient Automatic PCIe Validation Tool Kit</b>, responsible for <b>Linux</b> test environment setup by <b>Shell Script</b> and <b>Python</b>, providing OS image by <b>Clonezilla</b> for teams worldwide. Using <b>Python</b> to parse error log of <b>100,000+</b> lines within seconds for further usage. Enacting code release and validation flow for the project.</li><li>Publish documents including Tool Kit testing environment setup and instructions, OS image creation and restoration.</li></ul>	
<b>Field Application Engineer Intern</b> Arrow Electronics	July 2020 - Sept. 2020 Taipei, Taiwan
<ul style="list-style-type: none"><li>Conduct <b>RF circuit debug</b> on 5G/2.4G printed circuit board(PCB) by impedance adjustment, utilizing network analyzer for observation.</li><li>Analyze waveform and debug by <b>Verilog</b> on <b>Altera FPGA</b>.</li></ul>	

## RESEARCH

<b>Federated Learning on Person Re-Identification</b> Media IC and System Lab (Advisor: Professor Shao-Yi Chien)	Sept. 2021 - present Taipei, Taiwan
<ul style="list-style-type: none"><li>Study Federated Learning and ReID techniques. Conducting experiments based on <b>Selective Knowledge Aggregation</b> and develop <b>robust tool kit</b> for Federated Learning on ReID.</li><li>Link: <b>Project Website</b></li></ul>	
<b>Low Complexity Deep Neural Network Training Algorithm</b> MicroSystem Research Laboratory (Advisor: Professor Tzi-Dar Chiueh)	Sept. 2020 - Feb. 2021 Taipei, Taiwan
<ul style="list-style-type: none"><li>Study <b>Quantization</b> of Convolutional Neural Network in <b>Pytorch</b>.</li><li>Design pipelined multi-input format Convolution Multiply Accumulate circuit by <b>Verilog</b>, compatible with <b>INT4</b>, <b>INT8</b>, <b>FloatSD4</b> input format.</li></ul>	

## PROJECTS

<b>Bikesla</b> Embedded System Labs final project	Fall 2021 GitHub Link
<ul style="list-style-type: none"><li>Develop IoT application based on <b>STM32L4 Discovery kit IoT node</b> and <b>iPadOS App</b> to control the device via Bluetooth.</li><li>Functionality includes <b>speeding detection</b>, <b>anti-theft</b>, <b>lock/unlock</b>, and <b>bicycle finding</b>.</li></ul>	
<b>SWE Explore</b> Database Management final project	Fall 2021 GitHub Link
<ul style="list-style-type: none"><li>Full stack project for software engineer job seekers to check salaries, locations, and other features worldwide.</li><li>Front-end: <b>React.js</b>, back-end: <b>Django REST framework</b>, database: <b>PostgreSQL</b>.</li></ul>	
<b>Pipelined RISC-V CPU Design</b> Digital System Design final project	Spring 2021 GitHub Link
<ul style="list-style-type: none"><li>Design a <b>5-stage pipelined RISC-V processor</b> with instruction cache and data cache.</li><li>Implement <b>branch prediction</b> mechanism, <b>L2 cache</b> and <b>compressed instructions</b>.</li></ul>	

## ACHIEVEMENTS

<b>Presidential Award</b>	This award is given each semester to students ranking within <b>the top 5% of their class</b> . 2019
---------------------------	--

## TECHNICAL SKILLS

<b>Programming languages:</b> C++, Python, Go, MATLAB, Verilog <b>ML/AI:</b> Pytorch, Numpy, Pandas, Matplotlib	<b>Web Technologies:</b> Node.js, React.js, Django, GraphQL <b>Miscellaneous:</b> MySQL, PostgreSQL, Git, Shell, $\text{\LaTeX}$
--	---

## RELEVANT COURSEWORK

**Electrical Engineering:** Integrated Circuit Design, Computer Architecture, Digital System Design, Solid State Electronics, Embedded System Lab, Biomedical Engineering Lab, Electronic Design Automation, DSP in VLSI Design  
**Computer Science:** Algorithms, Data Structure, Machine Learning, Operating Systems, Multimedia Security, Database Management, Computer Networks, Information Security, Web Programming  
**Mathematics:** Linear Algebra, Differential Equation, Discrete Mathematics, Probability and Statistics, Signals and Systems