
COMPUTER ORGANIZATION ASSIGNMENT-2 REPORT


151044061

DOGU CEM DOGAN


Implementation of XOR:




Implementation of MUX 4x1:




Implementation of 1bit ALU:



Implementation of 1bit MSB ALU:



Implementation of 32bit ALU (concatenated 31 ALU and 1 bit MSB ALU):



32 bit ALU testbench result:

```
☐ Transcript
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             П
 File Edit View Bookmarks Window Help
A Transcript =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             = 원 년 ×
   B-2956|X96500|0-M5
# -- Compiling module module_mux_4X1
      module_mux_4N vlog -vlog0lcompat -work work +incdir+C:/Users/DCD/Desktop/hw2_restored {C:/Users/DCD/Desktop/hw2_restored/module_lbit_alu.v} Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.1l Nov 2 2012 --- Compiling module module_lbit_alu
       module_lbit_alu
vlog -vlog01compat -work work +incdir+C:/Users/DCD/Desktop/hw2_restored {C:/Users/DCD/Desktop/hw2_restored/module_lbit_msb_alu.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
-- Compiling module module_lbit_msb_alu
      Top level modules:
      module_lbit_msb_alu

vlog -vlog0lcompat -work work +incdir+C:/Users/DCD/Desktop/hw2_restored {C:/Users/DCD/Desktop/hw2_restored/alu_32bit.v}

Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012

-- Compiling module alu_32bit
                                alu_32bit
 #
vlog -reportprogress 300 -work work C:/Users/DCD/Desktop/hw2_restored/alu_32bit_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module alu_32bit_testbench
# Top level modules:
# alu_32bit_testbench
ModelSm> vsim work.alu_32bit_testbench
# vsim work.alu_32bit_testbench
# vsim work.alu_32bit_testbench
# Loading work.alu_32bit
# Loading work.module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_module_ibit_
 /SIM 6>
```

All modules RTL views shows above.

All modules have own testbenchs codes and these modules were concratenated after the

test seperately. Final 32bit modul tested by alu_32bit_testbench.v.

A(32bit binary input) B(32bit binary input) Ri(32bit binary result output)

ALUop: 000 and

ALUop: 001 or

ALUop:010 add

ALUop: 110 substruct

ALUop: 111 set on less than (if a>b ri is 0,otherwise 1)