


COMPUTER ORGANIZATION ASSIGNMENT-2 REPORT


151044061

DOGU CEM DOGAN


Implementation of XOR:




Implementation of MUX 4x1:



Implementation of 1bit ALU:



Implementation of 1bit MSB ALU:



[illegible]

All modules RTL views shows above.

All modules have own testbenchs codes and these modules were concratenated after the test seperately. Final 32bit modul tested by alu_32bit_testbench.v.

A(32bit binary input) B(32bit binary input) Ri(32bit binary result output)

ALUOp: 000 and

ALUOp: 001 or

ALUOp:010 add

ALUOp: 110 substruct

ALUOp: 111 set on less than (if $a > b$ ri is 0,otherwise 1)