
4) Which of the falls	wing communication are	hitectures are serial?	
1. USA			
II. PGI Express			
IV ISA			
A) 1, 11, 1V	B) 1, 11, 111	(i) (and (II)	D) Only I
5) Which flag is tested	d by a conditional inter	rupt instruction?	
A) Interrupt	(B) Carry	G) Parity	b) Overflow
6) Regarding SRAM (and DRAM, which of the	ne following statements a	re true?
I. DRAM is faster t	han SRAM. Xpensive than DRAM.	_	
The Property of the Art Statement of Statement	periodical refresh. es more power than D		
A) II and III	B) I, II, IV	C) Only I	D) I and IV
7) What is the IEEE 75	4 single precision floa	ting point representation	of decimal +10.07
A) 41200000h	B) C1A00000h	C) 41A00000h	D) C1200000H
8) Which of the follow	ing statements is not	true when an interrupt	occurs?
I. Flags register cont II. Interrupt flag is s	ents are pushed on th	ne stack. +	
III. Contents of CS a		o the stack	
IV. Related ISR is ex		o trio states.	
A) Only II	B) I and III	C) III and IV	D) II and I
Using little endian fo		stored in an 8-bit mer	mory starting at 200
memory address 201	h after storing?		
A) 34h	(B) 43h	C) 12h	D) Empt
	chatgpt		

/ LE Main :

I S Special



16) In 8086, 3	2-bit addition can performe	ed by adding low 16-bits of the operand			
111gr1 10-0	its of the operands using	instruction.			
A) ADO					
	O - ADC				
	- ADC				
	- ADD				
2,700	- 200				
17) What is the	e IEEE 754 floating point ed	quivalent of -∞?			
A) 10000	000011111111111				
B) 10000	A) 1000000001111111111111111111111111111				
C) 00000	000000000000000000000000000000000000000	000006			
D 11111	111100000000000000000000000000000000000	000000			
E) 11111	11111111111111111111111	1111h			
18) It is given th code?	at the following code cor	mputes factorial of var_N. Then, who			
MOV AX, 1					
MOV BX, va	r N				
MOV CX, va					
label:					
MUL BX					
missing instr	uction;				
LOOP label					
RET					
var_N DW 6					
A) INC AX	B) DEC CX	C) INC BX			
19) Which field of	an instruction specifies	s the addressing mode to be used			
		and additioning mode to be disce			
A) REG	B) R/M	C) Direction			
20) Aggume that Of	2 1000LL DC 2000LL	66 200011 115 00001			
	executed by the micr	SS=3000H, and IP=2000H. Their oprocessor?			
A) 12000H	B) 22000H	C) 1000H			
	emin deiliz hojam				

21) Which of the follow Hint. ASCII equival	ing instructions conv	erts any BCD value available n be obtained by appending	in AX register into A
A) AND AX, 07h B) OR AX, 0Fh C) AND AX, 0Fh D) XOR AX, 0Fh E) OR AX, 30h			
22) Assume that SP=010	0H. What is the valu	ue of SP after execution of F	OP AX Instruction?
A) 00FFH	B) 0101H	C) 0102H	D) 00FEH
23) Which of the following	ng communication a	architectures are parallel?	
I. USB — II. PCI + III. PCI Express — IV. ISA +			
A) I and II	B) I, II, III	C) I and III	D) II and IV
2 G 24) How many (128Mx16) A) 1	memory device is B) 16	s needed to store 1 G byt C) 2	es of data? D) 8
I. Address II. Read Control III. Write Control IV. Data	connections are	common to all memory	devices?
A) I, II, IV	B) I, II, III, IV	C) Only IV	D) 1, 11
	E) I and IV		