✓ Correct 3/3 Points	
1. Individual blocks or records have a unique address based on physical location with	
ignition direct access v	
physical access	
associative access	
sequential access	
✓ Correct 3/3 Points	
2. A common example of system interconnection is by means of a 🗔	
data transport	
register	
ontrol device	
system bus ✓	

✓ Co	rrect 3/3 Points	
3	attributes include hardware details transparent to the programmer. $\Box$	
O Ir	nterface	
O	Organizational 🗸	
_ M	1emory	
O A	rchitectural	
✓ Co	rrect 2/2 Points	
4. Interf	faces between the computer and peripherals is an example of an organizational attribute.	
○ Tr	rue 🗸	
○ Fa	alse	

✓ Correct	3/3 Points
5. A(n)	is generated by a failure such as power failure or memory parity error. $\Box$
hardwar	e failure interrupt 🗸
timer int	errupt
I/O inter	rupt
program	interrupt
✓ Correct	3/3 Points
5. It is a(n) _	design issue whether a computer will have a multiply instruction. 🗔
5. It is a(n) architect	
	cural ✓
architect	ary
architect	ary tional

✓ Correct 3/3 Points
9 enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed
speculative execution
/ Convert 2/2 Prints
✓ Correct 3/3 Points
10. In a, binary values are stored using traditional flip-flop logic-gate configurations. $\Box$
ROM
RAM
SRAM ✓
○ DRAM

	✓ Correct 3/3 Points
7.	The interface between processor and is the most crucial pathway in the entire computer because it is responsible for carrying a constant flow of program instructions and data between memory chips and the processor. $\Box$
	clock speed
	main memory ✓
	o pipeline
	ontrol unit
	✓ Correct 2/2 Points
8.	DRAM is much costlier than SRAM 🗔
	☐ True
	■ False ✓

✓ Correct 3/3 Points
9 enables the processor to keep its execution engines as busy as possible by executing instructions that are likely to be needed
speculative execution
✓ Correct 3/3 Points
10. In a, binary values are stored using traditional flip-flop logic-gate configurations. 🖽
О пом
RAM
SRAM ✓
○ DRAM

× Incorrect 0/2 Points	
11. A cache line includes a that identifies which particular block is currently being stored. $\Box$	
cache	
hit	
miss	
locality	
parity bit	
× Incorrect 0/3 Points	
12. The major structural components of the CPU are: control unit, register, CPU interconnecti	on, and
CPU	
Correct answers: ALU Arithmetic Logic Unit	

13. The QPI layer is used to determine the course that a packet will traverse across the available system interconnects.   protocol
protocol
application
link
orouting ✓
phsical
✓ Correct 3/3 Points
14 enables a processor to work simultaneously on multiple instructions by performing a different phase for each of the multiple instructions at the same time
pipelining

✓ Correct 2/2 Points
15. The width of a track is double that of the head. $\square$
True
■ False ✓
X Incorrect 8/28 Points
16. Consider a direct-mapped cache with 8 lines, each holding 16 bytes of data. The cache is byte-addressable and the main memory consists of 64 KB, which is also byte-addressable. Assume that a program reads 16KB of memory sequentially. Answer the following questions:
<ul><li>a) How many bits are required for the tag, index, and offset fields of a cache address?</li><li>b) What is the cache size in bytes?</li></ul>
<ul><li>c) What is the block size in bytes?</li><li>d) What is the total number of blocks in main memory?</li></ul>
e) How many cache hits and misses will occur for the program, assuming that the cache is
initially empty?
f) What is the hit ratio? g) Give an example virtual address (in BINARY) that will be placed in cache line 5. (Non-anonymous question①) 🗔
✓ Correct 2/2 Points
17. It is not possible to connect I/O controllers directly onto the system bus. $\Box$
○ True
( Cownert - E/E Driver
✓ Correct 5/5 Points
18. Draw a RAID 1+0 model by doing a RAID 1 first on the disks and then RAID 0 on the top. If you have ABCD how individual bytes stored in a 4 disk RAID1+0 system.  (Non-anonymous question①)   (Non-anonymous question①)

✓ Correct 3/3 Points
19. Computer refers to those attributes that have a direct impact on the
logical execution of a program. $\square$
organization
specifications
design
architecture ✓
✓ Correct 3/3 Points
20. Each data path consists of a pair of wires (referred to as a) that
transmits data one bit at a time. 🖂
line
Chip
■ lane ✓
o port

× Incorrect 0/2 Points
21. With <i>write back</i> updates are made only in the cache. $\square$
True
○ False ✓
✓ Correct 2/2 Points
22 law deals with the potential speedup of a program using multiple processors compared to a single processor.   □ □
Little's
Moore's
Murphy's

✓ Correct 2/2 Points
For set-associative mapping the cache control logic interprets a memory address as three fields: Set, Word, and   \[ \bigcip_{40} \]
■ Tag ✓
○ block
line index
map index
X Incorrect 0/2 Points
A straight comparison of clock speeds on different processors tells the whole story about performance. $\Box$
True
○ False ✓

	✓ Correct 2/2 Points	
	When using the technique all write operations made to main memory are made the cache as well. $\square$	e to
	write back	
	○ LRU	
	LFU	
	write through ✓	
	✓ Correct 2/2 Points	
26.	Virtually all contemporary computer designs are based on concepts developed by the Institute for Advanced Studies, Princeton	at
	Onh Andersen	
	O John Eckert	
	Herman Hollerith	

✓ Correct 2/2 Points			
27. NOR memory is better suited for external memory such as USB drives and memory cards. $\Box$	flash		
○ True			
■ False ✓			
✓ Correct 2/2 Points			
28. When data are moved over longer distances, to or from a remote device, the process is known as   [4]			
data transport			
structuring			
data communications 🗸			
registering			
× Incorrect 0/2 Points			
29. The number of bits used to represent various data types is an example of a attribute $\square$	an architectural		
○ True ✓			
False			