

Lab #8: Verify Custom IP

05/03/2018

4190.309A: Hardware System Design
(Spring 2018)

Notations

- **HOST\$ XXX**
 - Type XXX at the terminal of your Ubuntu-PC.
- **BOARD\$ YYY**
 - Type YYY at the terminal of ZedBoard (on minicom).
- **TCL\$ ZZZ**
 - Type ZZZ at the Tcl console of Vivado.

Overview

- Step-by-step procedure: implementing IP into the Linux system
 - Simulation verification
 - Test vector generation
 - Simulation with the BRAM model
 - Implementation
 - Instantiate the baseline block design
 - Edit custom IP
 - C-program test
- Get the source code before get into the practice
 - HOST\$ git clone https://github.com/K16DIABLO/HSD_LAB8.git

Simulation Verification


Test Vector Generation

- Get the sample test vector generator
 - HOST\$ cd \$(git_clone_dir)/sw_1
 - HOST\$ make
 - See the sample test vectors 'input.txt' and the reference result 'output.txt'
 - HOST\$ make debug
 - Check the full intermediate results

Method	Simulation C-program	Simulation Verilog	Execution FPGA
Result	40889A69 4.268849	?	?


Create Vivado project

- Choose part or board
 - We are going to use **ZedBoard**



Simulation with the BRAM Model

- See the given lab4 code the TA sample code
 - HOST\$ cd \$(git_clone_dir)/hw_1 <- given LAB4 code
 - HOST\$ cd \$(git_clone_dir)/hw_2 <- modified by TA
 - Modification log
 - Add BRAM interface
 - Add clock wizard IP
 - Add testbench
- Create Vivado project and import all hw_2 files
 - tb_pecon_bram.v, pe_controller.v, pe.v, bram.v, input.txt
 - Change input/output file directory path to your own environment.
- Generate missing IPs
 - floating_point_0, clk_wiz_0 (see next page)



Floating Point IP

- Click IP Catalog -> Math Functions -> Floating point

The screenshot displays the Xilinx Vivado IDE interface. On the left, the 'Project Manager' pane shows the project structure, with the 'IP Catalog' icon highlighted. A blue box and the text '1. Click IP catalog' point to this icon. The 'IP Integrator' pane shows options like 'Create Block Design'. The 'Simulation' and 'RTL Analysis' panes are also visible. The 'Project Manager' pane shows the 'Sources' tab with 'Design Sources (1)' containing 'tb_pecon_bram (tb_pecon_bram.v) (2)'. The 'Hierarchy' pane shows 'IP Sources' with 'Floating-point' selected. A blue box and the text '2. Select Floating point' point to this selection. The 'IP Properties' pane shows 'Version: 7.1 (Rev. 3)' and 'Interface: AXI4-Stream'. The 'IP Catalog' pane shows a list of IP cores, with 'Floating-point' selected under the 'Math Functions' category. The table below shows the details of the selected IP core.

Name	1	AXI4	Status	License	VLNW
Vivado Repository					
Alliance Partners					
Automotive & Industrial					
AXI Infrastructure					
BaselP					
Basic Elements					
Communication & Networking					
Debug & Verification					
Digital Signal Processing					
Embedded Processing					
FPGA Features and Design					
Math Functions					
Adders & Subtractors					
Conversions					
CORDIC					
Dividers					
Floating-point					
Multipilers					
Square Root					
Trig Functions					
Memories & Storage Elements					
Partial Reconfiguration					
SDAccel DSA Infrastructure					
Standard Bus Interfaces					
Video & Image Processing					
Video Connectivity					

2. Select Floating point

AXI4-Stream Production Included xilinx.com:ip:floating_point:7.1

Floating Point IP

Operation Selection

Precision of Inputs

Optimizations

Interface Options

Please select from the following functions:

Operation Selection

Add/Subtract and FMA Operator options

☐ Absolute Value

☐ Accumulator

☐ Add/Subtract

☐ Compare

☐ Divide

☐ Exponential

☐ Fixed-to-float

☐ Float-to-fixed

☐ Float-to-float

☒ Fused Multiply-Add

☐ Logarithm

☐ Multiply

☐ Reciprocal

☐ Reciprocal Square Root

☐ Square-root

☐ Both

☒ Add

☐ Subtract

2. Select Add

1. Select Fused Multiply-Add

Fused Multiply-Add operation selected. $RESULT = (A*B)+C$

Operation Selection

Precision of Inputs

Optimizations

Interface Options

Flow Control Options

Flow Control

NonBlocking

Optimize Goal

Resources

☐ RESULT channel has TREADY

Latency and Rate Configuration

☒ Use Maximum Latency

Latency

16

[0 - 16]

Cycles/operation

1

[1 - 27]

Control Signals

☐ ACLKEN

☒ ARESETn (active low)

ARESETn must be asserted for a minimum of two clock cycles

Optional Output Fields

☐ UNDERFLOW

☐ OVERFLOW

☐ INVALID OP

☐ DIVIDE BY ZERO

☐ ACCUM OVERFLOW

☐ ACCUM INPUT OVERFLOW

Channel	Has TLAST	Has TUSER	TUSER Width (Range: 1...256)
A	<input type="checkbox"/>	<input type="checkbox"/>	1
B	<input type="checkbox"/>	<input type="checkbox"/>	1
C	<input type="checkbox"/>	<input type="checkbox"/>	1
OPERATION	<input type="checkbox"/>	<input type="checkbox"/>	1

TLAST Behavior

TLAST Behavior

Null

3. Change from blocking to NonBlocking

4. Set ARESETn

Clocking Wizard IP

- Click IP Catalog -> FPGA Features and Design -> Clocking Wizard

The screenshot shows the Vivado 2016.4 interface with the IP Catalog open. The left sidebar contains the Project Manager, IP Integrator, Simulation, RTL Analysis, and Synthesis sections. The IP Catalog is currently selected, and the 'Cores' tab is active. The 'FPGA Features and Design' category is expanded, and the 'Clocking Wizard' IP is highlighted. The 'Clocking Wizard' IP is listed with the following details:

Name	AXI4	Status	License	VLNV
Vivado Repository				
Alliance Partners				
Automotive & Industrial				
AXI Infrastructure				
BaseIP				
Basic Elements				
Communication & Networking				
Debug & Verification				
Digital Signal Processing				
Embedded Processing				
FPGA Features and Design				
Clocking				
Clocking Wizard	AXI4	Production	Included	xilinx.com:ip:clk_wiz:5.3
IO Interfaces				
Soft Error Mitigation				
XADC				
Math Functions				
Memories & Storage Elements				
Partial Reconfiguration				
SDAccel DSA Infrastructure				
Standard Bus Interfaces				
Video & Image Processing				
Video Connectivity				

1. Click IP catalog

2. Select Clocking Wizard

Clocking Wizard IP

Board **Clocking Options** Output Clocks MMCM Settings Port Renaming Summary

Clock Monitor

☐ Enable Clock Monitoring

Primitive

☒ MMCM ☐ PLL

Clocking Features

☒ Frequency Synthesis ☐ Minimize Power ☒ Balanced

☒ Phase Alignment ☐ Spread Spectrum ☐ Minimize Output Jitter

☐ Dynamic Reconfig ☐ Dynamic Phase Shift ☐ Maximize Input Jitter filtering

☐ Safe Clock Startup

Dynamic Reconfig Interface Options

☒ AXI4Lite ☐ DRP ☐ Phase Duty Cycle Config ☐ Write DRP registers

Input Clock Information

	Input Clock	Input Frequency(MHz)	Jitter Options	Input
	Primary	50	10,000 - 933,000	UI
<input type="checkbox"/>	Secondary	100,000	30,000 - 72,000	0,010

1. 50MHz

Board **Clocking Options** **Output Clocks** MMCM Settings Port Renaming Summary

The phase is calculated relative to the active input clock.

Output Clock	Output Freq (MHz)		Phase (degrees)	
	Requested	Actual	Requested	Actual
<input checked="" type="checkbox"/> clk_out1	50	50,000	180	180,000
<input type="checkbox"/> clk_out2	100,000	N/A	0,000	N/A
<input type="checkbox"/> clk_out3	100,000	N/A	0,000	N/A
<input type="checkbox"/> clk_out4	100,000	N/A	0,000	N/A
<input type="checkbox"/> clk_out5	100,000	N/A	0,000	N/A
<input type="checkbox"/> clk_out6	100,000	N/A	0,000	N/A
<input type="checkbox"/> clk_out7	100,000	N/A	0,000	N/A

☐ USE CLOCK SEQUENCING

Clocking Feedback

Source

☒ Automatic Control On-Chip

☐ Automatic Control Off-Chip

☐ User-Controlled On-Chip

☐ User-Controlled Off-Chip

Output Clock	Sequence Number
clk_out1	1
clk_out2	1
clk_out3	1
clk_out4	1
clk_out5	1
clk_out6	1
clk_out7	1

Enable Optional Inputs / Outputs

☐ reset ☐ power_down ☐ input_clk_stopped

☐ locked ☐ clkfbstopped

Reset Type

☒ Active High

☐ Active Low

2. 50MHz, 180°

3. Deselect
reset & locked

Simulation with the BRAM Model

- Get the behavioral simulation results and check output.txt
 - Result is written to address 0x0
 - Check the results from the different calculator
 - C program
 - Verilog simulator

```
40889a69
3ec9ec8f
3f487931
3f4c6691
3f6961b9
3e4a4ae8
3eaba251
3f44aab2
3e8e387d
3f0dd0fa
3ef46d63
3f20fdaf
3ebac508
3f036e3e
3f73c554
```


Method	Simulation C-program	Simulation Verilog	Execution FPGA
Result	40889A69 4.268849	40889A69	?

Implementation

Baseline Block Design


- You can get lab7 block design at:
 - HOST\$ cd \$(git_clone_dir)/hw_3
- Create another Vivado project and instantiate the block design
 - Add ip repository \$(git_clone_dir)/hw_3/lab7_ip_repo
 - TCL\$ cd \$(git_clone_dir)/hw_3
 - TCL\$ source block_design.tcl

Review : Apply Block Design (1)



Review : Apply Block Design (2)

- Execute TCL scripts of the example block design.
 1. Select Tcl Console tab
 2. TCL\$ cd \$(git_clone_dir)/hw_3
 3. TCL\$ source block_design.tcl




Editing Custom IP (1)

- See the sample IP by TA
 - Baseline custom IP: Lab7 shifter
 - The sample IP by TA: `$(git_clone_dir)/hw_3/lab7_ip_repo`
 - Modification log)
 - Import all source files
 - Instantiate pe_controller in the myip
 - Add BRAM_EN, BRAM_RST, ...
 - Add start/done edge detectors

Editing Custom IP (2)

- IP Catalog -> Edit in IP Packager -> IP project



Editing Custom IP (3)

- Package IP -> Configurations -> Re-Package IP


The screenshot displays the Vivado IDE interface with three main panels and three numbered annotations:

- Annotation 1:** A blue arrow points to the **Package IP** option in the **Project Manager** sidebar on the left.
- Annotation 2:** A blue arrow points to the **Review and Package** tab in the **Package IP - myip** window. This window shows a list of **Packaging Steps** (Identification, Compatibility, File Groups, Customization Parameters, Ports and Interfaces, Addressing and Mapping, Customization GUI) and a **Summary** section with fields for Display name, Description, and Root directory. It also shows a **Re-Package IP** button at the bottom.
- Annotation 3:** A blue arrow points directly to the **Re-Package IP** button in the **Review and Package** window.

The **Project Manager** window in the background shows the project hierarchy for **myip_v1_0_v1_0_project**, including Design Sources, IP-XACT, Constraints, and Simulation Sources.

Editing Custom IP (4)

- Report IP Status -> Upgrade Selected



C-program Test

- Get the sample test c-program

- BOARD\$ git clone https://github.com/K16DIABLO/HSD_LAB8.git
- BOARD\$ cd \$(git_clone_dir)/sw_2
- BOARD\$ make

- Check the results from the different calculators

- C program
- Verilog simulator
- ZED board FPGA

```
zed@debian-zynq:~/lab8/sw_2$ make
gcc main.c && sudo ./a.out
index      CPU      FPGA      FPGA(hex)
0          4.268849  4.268849  40889A69
```

Method	Simulation C-program	Simulation Verilog	Execution FPGA
Result	40889A69 4.268849	40889A69	40889A69 4.268849

Grading policy

- Check lists
 - C Simulation output (20 points)
 - Verilog Simulation output (30 points)
 - FPGA Implementation output (50 points)
- Submit “L8.pdf” (with screenshots on it) on eTL
 - Due : 5/8 (Tue) PM 11:59