
# **EE309 PROJECT-1 (COURSE PROJECT)**

### **TEAM MEMBERS**

AAYUSH M GOPAL- 200020004
NAVNEET- 200070048
TANMAY DOKANIA- 200070083
VANSH KAPOOR - 200100164




# **STATES**




(Ss: T3-> RF.D, '111' ---- RF. A1 So: IR(5-3) -> RF.A. RF.D, -> Tr, Mem A Mem.D -> IR St. II -> Alu. A Si: Ti - Alu.A TRS-0 38E -> ALL +1 -> Alu-B ALUC ST ALU.C -> T3 S8: 73 -> RF.P3 'ITI' -> RF.A3 52: IR(8-6) -> RF.A3 T3 - AF. BD3 Sq: T3 -- Mem.A IR 11-9 -> RF.A, S3: T2 -> Mem.D RF.D, -> T, IR8-6 -> RF.AZ S11: "111" -> RF.A3 RF.D, -> T2 INSTAN -> RF.D3 T3 -> T4 2 S13: 7, -> Alu.A T, - AM. A Sy: IR(20) -> SE-> AluB IRS-0 -> SE-6 -> Alu-B Alu.c -> 73 Alu. c - 73 TI -> Alu-A SK: ty > RF. D3 Sy: T2 -- Alu-B '111' -> RF.A3 Aluc -> T3 SU: IO-8 -> LS T4-) T3 SL3: LS > BRF. D3 IR9-11 -> RF. A3 73 -> RF.D3 Spille Bes SLY: IR 11-9 -> RF. A3

520 : IR 11-9 -> RF. A, RF. DI -> T3 1 -> Hw\_reset IR 7-0 -> HW- nead 521: T3 > Mem. A, T. Mem. D-> T4 T, -> AluA S22: +1 -> Alu.B ALU.C -> T3 Ty -> RF.D3 7 If NW. write==) HW\_ add -> RF.Az 522: Hw-add (out) => RF. Az RF.D2 -> Ty Szyo.TY -> Mem.1) T3 -> MeM.A , T, Spr. Ti -> AluA +1 -> AluB Aluc -> T3

# **STATE TRANSITION DIAGRAM**




BEO





$$(S_0) \xrightarrow{ADL} (S_1) \xrightarrow{S_2} (S_3) \xrightarrow{S_3} (S_4) \xrightarrow{S_5} (S_5)$$


LOAD




STORE









CHI





# **COMPONENTS**



#### REGISTER FILE

```
entity registerFile is
    generic(
        dataSize: integer := 16;
        numRegs: integer := 8
);
port(
        addr_out1, addr_out2, addr_in: in std_logic_vector(integer(ceil(log2(real(numRegs))))-1 downto 0);
        data_out1, data_out2, reg7_out: out std_logic_vector(dataSize-1 downto 0);
        data_in: in std_logic_vector(dataSize-1 downto 0);
        clock, wr_enable, clear: in std_logic;
        regbank_out: out regBank
);
end entity;
```

#### **ALU**

```
entity alu is
    generic(
        operand_width : integer:= 16;
        sel_line: integer:= 2
);
    port (
        opr1: in std_logic_vector(operand_width-1 downto 0);
        opr2: in std_logic_vector(operand_width-1 downto 0);
        dest: out std_logic_vector(operand_width-1 downto 0);
        sel: in std_logic_vector(sel_line-1 downto 0);
        enable: in std_logic;
        C, Z: out std_logic
);
end alu;
```

### **RAM MEMORY**

```
ENTITY ram_mem IS
    PORT
(
    clock: IN    std_logic;
    ram_data_in: IN    std_logic_vector (15 DOWNTO 0);
    ram_address: IN    std_logic_vector(15 downto 0);
    ram_write_enable: IN    std_logic;
    ram_data_out: OUT    std_logic_vector (15 DOWNTO 0);
        reset: in std_logic
        );

END ram mem;
```

### **LEFT SHIFTER**

```
entity left_shift is


generic(
    input_length: integer := 9; -- 9 bit input taken from immediate-9 field of the instruction
    output_length: integer := 16; -- 16 bit output to be stored in the register
    shift_length: integer := 7); -- 7 bit left shifter

port(
    inp: in std_logic_vector(input_length-1 downto 0);
    outp: out std_logic_vector(output_length-1 downto 0)
);
end entity;
```

### LOAD STORE MULTIPLE

```
entity Ism is
   port (
      inc, reset, clock : in std_logic;
   insReg : in std_logic_vector(7 downto 0);
   valid, wr : out std_logic;
   addr : out std_logic_vector(2 downto 0)
  );
end Ism;
```

#### **SIMULATION**



The least significant 16 bits have r0, then from 31 to 16 is r1 and 47 to 32 is r2. And we have instruction as ADD r2, r0, r1

The result of addition: 000F + 0003 = 0012

We have tested instructions by making different quartus projects for each. Screenshot of addition instruction running is attached and the corresponding quartus project is also attached. The program is coded in RAM and the regfile is initialized to said values to attain the given calculation.