


# **EE309 PROJECT-1 (COURSE PROJECT)**

## **TEAM MEMBERS**

**AAYUSH M GOPAL- 200020004**  
**NAVNEET- 200070048**  
**TANMAY DOKANIA- 200070083**  
**VANSH KAPOOR - 200100164**





S<sub>0</sub>: '111' → RF.A<sub>1</sub>  
 RF.D<sub>1</sub> → T<sub>1</sub>, Mem.A  
 Mem.D → IR

S<sub>5</sub>: T<sub>3</sub> → RF.D<sub>3</sub>  
 IR(5-3) → RF.A<sub>3</sub>

S<sub>1</sub>: T<sub>1</sub> → ALU.A  
 T<sub>1</sub> → ALU.B  
 ALU.C → T<sub>3</sub>

~~S<sub>9</sub>: T<sub>3</sub> → ALU.A  
 IR(5-0) → SE → ALU.  
 ALU.C → T<sub>3</sub>~~

S<sub>2</sub>: '111' → RF.A<sub>3</sub>  
 T<sub>3</sub> → RF.D<sub>3</sub>

S<sub>8</sub>: T<sub>3</sub> → RF.D<sub>3</sub>  
 IR(8-6) → RF.A<sub>3</sub>

S<sub>3</sub>: IR<sub>11-9</sub> → RF.A<sub>1</sub>  
 RF.D<sub>1</sub> → T<sub>1</sub>  
 IR<sub>8-6</sub> → RF.A<sub>2</sub>  
 RF.D<sub>2</sub> → T<sub>2</sub>  
 T<sub>2</sub> → T<sub>4</sub>

S<sub>9</sub>: T<sub>3</sub> → Mem.A  
 T<sub>2</sub> → Mem.D

S<sub>11</sub>: '111' → RF.A<sub>3</sub>  
~~IR(8-6) → RF.D<sub>3</sub>~~  
 T<sub>2</sub> ←

S<sub>9</sub>: T<sub>1</sub> → ALU.A  
 IR(5-0) → SE-6 → ALU.B  
 ALU.C → T<sub>3</sub>

S<sub>13</sub>: T<sub>1</sub> → ALU.A  
 IR(8-0) → SE → ALU.B  
 ALU.C → T<sub>3</sub>

S<sub>4</sub>: T<sub>1</sub> → ALU.A  
 T<sub>2</sub> → ALU.B  
 ALU.C → T<sub>3</sub>

S<sub>K'</sub>: T<sub>4</sub> → RF.D<sub>3</sub>  
 '111' → RF.A<sub>3</sub>

S<sub>L3</sub>: T<sub>4</sub> → T<sub>3</sub>

S<sub>U</sub>: I<sub>0-8</sub> → LS  
 LS → RF.D<sub>3</sub>  
 IR<sub>9-11</sub> → RF.A<sub>3</sub>

S<sub>L4</sub>: T<sub>3</sub> → RF.D<sub>3</sub>  
 IR<sub>11-9</sub> → RF.A<sub>3</sub>

S<sub>10</sub>: ~~T<sub>2</sub> → T<sub>3</sub>~~

$S20: IR_{11-9} \rightarrow RF.A_1$   
 $RF.D_1 \rightarrow T_3$   
 $1 \rightarrow HW\_reset$   
 $IR_{7-0} \rightarrow HW\_read$

---

$S21: T_3 \rightarrow Mem.A, T_1$   
 $Mem.D \rightarrow T_4$

---

~~$T_2 \rightarrow T_4$~~   
 $S22: T_1 \rightarrow ALU.A$   
 $+1 \rightarrow ALU.B$   
 $ALU.C \rightarrow T_3$   
 $T_4 \rightarrow RF.D_3$   
 $HW\_add \rightarrow RF.A_3$

} If HW\_write == 1

---

$S23: HW\_add(out) \Rightarrow RF.A_2$   
 $RF.D_2 \rightarrow T_4$

---

$S24: T_4 \rightarrow Mem.D$


---

$T_3 \rightarrow Mem.A, T_1$

---


$S25: T_1 \rightarrow ALU.A$   
 $+1 \rightarrow ALU.B$   
 $ALU.C \rightarrow T_3$

# STATE TRANSITION DIAGRAM







BEO




ADL



LOAD




STORE



ADC/ADZ/NDC/NDZ

ADI

ADL



S0



S1



S2



S3



S7



S8 →

~~S0~~

S0



S1



S2



S3



S4



S11



S8 →

JAL

JRI

S0



S1



S2



S4



S13



S2' →

S0



S1



S2



S3




S13



S2' →





S20

$IR_{11-9} \rightarrow RF\_A1$   
 $RF\_D1 \rightarrow T3$   
 $1 \rightarrow HW\_reset (control)$   
 $IR_{7-0} \rightarrow HW\_read$

LM


S21

$T3 \rightarrow MEM\_ADDRESS, T1$   
 $Memout \rightarrow Temp (T4)$


S22

$T1 \rightarrow ALU-A$   
 $+1 \rightarrow ALU-B$   
 $ALUC \rightarrow T3$   
 $T4 \rightarrow RF\_D3$   
 $HW\_address \rightarrow RF\_A3$   
 $(out)$


$(HW\_write = 1)$




S23



S24



S25



LHI

$S0 - S1$




$S1 - S2$




$S2 - S4$




$S4 - S0$







# COMPONENTS



# REGISTER FILE

```
entity registerFile is
  generic(
    dataSize: integer := 16;
    numRegs: integer := 8
  );
  port(
    addr_out1, addr_out2, addr_in: in std_logic_vector(integer(ceil(log2(real(numRegs))))-1 downto 0);
    data_out1, data_out2, reg7_out : out std_logic_vector(dataSize-1 downto 0);
    data_in : in std_logic_vector(dataSize-1 downto 0);
    clock, wr_enable, clear: in std_logic;
    regbank_out : out regBank
  );
end entity;
```

# ALU

```
entity alu is
  generic(
    operand_width : integer:= 16;
    sel_line: integer:= 2
  );
  port (
    opr1: in std_logic_vector(operand_width-1 downto 0);
    opr2: in std_logic_vector(operand_width-1 downto 0);
    dest: out std_logic_vector(operand_width-1 downto 0);
    sel: in std_logic_vector(sel_line-1 downto 0);
    enable: in std_logic;
    C, Z: out std_logic
  );
end alu;
```

# RAM\_MEMORY

**ENTITY ram\_mem IS**

**PORT**

```
(
  clock: IN std_logic;
  ram_data_in: IN std_logic_vector (15 DOWNT0 0);
  ram_address: IN std_logic_vector(15 downto 0);
  ram_write_enable: IN std_logic;
  ram_data_out: OUT std_logic_vector (15 DOWNT0 0);
  reset : in std_logic
);
```

**END ram\_mem;**

# LEFT SHIFTER

**entity left\_shift is**

```
generic(  
    input_length: integer := 9;      -- 9 bit input taken from immediate-9 field of the instruction  
    output_length: integer := 16;    -- 16 bit output to be stored in the register  
    shift_length: integer :=7);      -- 7 bit left shifter  
  
port(  
    inp: in std_logic_vector(input_length-1 downto 0);  
    outp: out std_logic_vector(output_length-1 downto 0)  
);
```


**end entity;**

# LOAD STORE MULTIPLE

**entity lsm is**

```
port (  
    inc, reset, clock : in std_logic;  
    insReg : in std_logic_vector(7 downto 0);  
    valid, wr : out std_logic;  
    addr : out std_logic_vector(2 downto 0)  
);  
end lsm;
```

# SIMULATION



The least significant 16 bits have r0, then from 31 to 16 is r1 and 47 to 32 is r2. And we have instruction as ADD r2, r0, r1

The result of addition :  $000F + 0003 = 0012$

We have tested instructions by making different quartus projects for each. Screenshot of addition instruction running is attached and the corresponding quartus project is also attached. The program is coded in RAM and the regfile is initialized to said values to attain the given calculation.