

3 CPU Specifications:

CPU specifications are:

- 32-Bit Address Space
- 32-Bit Separate Data Bus
- 32-Bit Program Counter
- 32 32-Bit Registers

4 Testing by Multiplication of two numbers

| Assembly code | Instruction in hex |
|---------------------|--------------------|
| ld x1, 0(x2) | 00013083H |
| ld x2, 1(x0) | 00103103H |
| ld x3, 3(x0) | 00303183H |
| LOOP: subx1, x1, x3 | 40308033H |
| add x4, x4, x2 | 00220233H |
| beq x1, x0, EXIT | 00008263H |
| beq x0, x0, LOOP | FE000DE3H |
| EXIT: NOP | 00000000H |

Table 1: Program for multiplication of two numbers

5 Results

32-bit Single-cycle Processor was designed , synthesized and implemented successfully. Its functionality was tested successfully by using multiplication.

5.1 Timing Report

Timing constraints was given as a clock period of 40ns and the worst negative slack was found to be 24.01 ns. There were no other timing violations. So the maximum frequency the circuit can operate is 62.5Mhz.

| Design Timing Summary | | | |
|--|-----------|------------------------------|-------------|
| Setup | | Hold | Pulse Width |
| Worst Negative Slack (WNS): | 24.013 ns | Worst Hold Slack (WHS): | 0.249 ns |
| Total Negative Slack (TNS): | 0.000 ns | Total Hold Slack (THS): | 0.000 ns |
| Number of Failing Endpoints: | 0 | Number of Failing Endpoints: | 0 |
| Total Number of Endpoints: | 615 | Total Number of Endpoints: | 615 |
| All user specified timing constraints are met. | | | |

Figure 2: Timing Summary

5.2 Utilization Report

| Name | ^ 1 | Slice LUTs (20800) | Slice Registers (41600) | Slice (8150) | LUT as Logic (20800) | LUT as Memory (9600) | LUT Flip Flop Pairs (20800) | Bonded IOB (106) | BUFGCTRL (32) |
|-----------------------|-----|-----------------------|----------------------------|---------------------|-------------------------|-------------------------|--------------------------------|---------------------|------------------|
| ▼ CPU | | 375 | 144 | 119 | 311 | 64 | 30 | 10 | 1 |
| ALU_Control1 (ALU_... | | 17 | 5 | 15 | 17 | 0 | 1 | 0 | 0 |
| CU (Control_Unit) | | 5 | 4 | 5 | 5 | 0 | 1 | 0 | 0 |
| DMem1 (DMem) | | 128 | 0 | 45 | 64 | 64 | 0 | 0 | 0 |
| PC1 (PC) | | 219 | 7 | 77 | 219 | 0 | 6 | 0 | 0 |
| REG1 (REG_N) | | 6 | 128 | 69 | 6 | 0 | 0 | 0 | 0 |

Figure 3: Utilization Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 375 | 20800 | 1.80 |
| LUTRAM | 64 | 9600 | 0.67 |
| FF | 144 | 41600 | 0.35 |
| IO | 10 | 106 | 9.43 |




Figure 4: Utilization Report

6 Simulation

6.1 Behavioral simulation




Figure 5: Behavioral simulation

6.2 Post implementation timing simulation




Figure 6: Post implementation timing simulation