Skip to content

Commit

Permalink
Browse files Browse the repository at this point in the history
[ARM] Fix the JITILArm and JITArm dispatchers from comex's recent cha…
…nges.
  • Loading branch information
Sonicadvance1 committed Oct 12, 2013
1 parent 0556193 commit 2f0aca2
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 4 deletions.
3 changes: 1 addition & 2 deletions Source/Core/Core/Src/PowerPC/JitArm32/JitAsm.cpp
Expand Up @@ -135,13 +135,12 @@ void JitArmAsmRoutineManager::Generate()

LDR(R12, R14, R12); // R12 contains iCache[PC & JIT_ICACHE_MASK] here
// R12 Confirmed this is the correct iCache Location loaded.
TST(R12, 0xFC); // Test to see if it is a JIT block.
TST(R12, 0x80); // Test to see if it is a JIT block.

SetCC(CC_EQ);
// Success, it is our Jitblock.
MOVI2R(R14, (u32)jit->GetBlockCache()->GetCodePointers());
// LDR R14 right here to get CodePointers()[0] pointer.
REV(R12, R12); // Reversing this gives us our JITblock.
LSL(R12, R12, 2); // Multiply by four because address locations are u32 in size
LDR(R14, R14, R12); // Load the block address in to R14

Expand Down
3 changes: 1 addition & 2 deletions Source/Core/Core/Src/PowerPC/JitArmIL/JitILAsm.cpp
Expand Up @@ -53,13 +53,12 @@ void JitArmILAsmRoutineManager::Generate()

LDR(R12, R14, R12); // R12 contains iCache[PC & JIT_ICACHE_MASK] here
// R12 Confirmed this is the correct iCache Location loaded.
TST(R12, 0xFC); // Test to see if it is a JIT block.
TST(R12, 0x80); // Test to see if it is a JIT block.

SetCC(CC_EQ);
// Success, it is our Jitblock.
MOVI2R(R14, (u32)jit->GetBlockCache()->GetCodePointers());
// LDR R14 right here to get CodePointers()[0] pointer.
REV(R12, R12); // Reversing this gives us our JITblock.
LSL(R12, R12, 2); // Multiply by four because address locations are u32 in size
LDR(R14, R14, R12); // Load the block address in to R14

Expand Down

0 comments on commit 2f0aca2

Please sign in to comment.