Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

JitArm64: Fix W0 being present twice in register cache #10086

Merged
merged 1 commit into from Sep 5, 2021

Conversation

JosJuice
Copy link
Member

@JosJuice JosJuice commented Sep 4, 2021

Fixes a regression from PR #7155.

The GPR allocation_order is initialized with only 28 elements, so the 29th element ends up getting zero initialized. Very sneaky bug...

Fixes a regression from ecf86bb.

The GPR allocation_order is initialized with only 28 elements,
so the 29th element ends up getting zero initialized.
Very sneaky bug...
@AdmiralCurtiss
Copy link
Contributor

AdmiralCurtiss commented Sep 4, 2021

Oh wow this is mean. I'm guessing this is the actual cause of the indexed paired loadstore JIT bug?

@JosJuice
Copy link
Member Author

JosJuice commented Sep 4, 2021

Nope! I found this when looking for that bug, but this does not seem to fix that bug.

@lioncash lioncash merged commit 282fda1 into dolphin-emu:master Sep 5, 2021
11 checks passed
@JosJuice JosJuice deleted the jitarm64-w0 branch September 5, 2021 06:56
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
3 participants