AN1040

Recommended Usage of Microchip SPI Serial EEPROM Devices

Author: Chris Parris

Microchip Technology Inc.

INTRODUCTION

The majority of embedded control systems require nonvolatile memory. Because of their small footprint, byte level flexibility, low I/O pin requirement, low-power consumption and low cost, serial EEPROMs are a popular choice for nonvolatile storage. Microchip Technology has addressed this need by offering a full line of serial EEPROMs covering industry standard serial communication protocols for two-wire (I²CTM), three-wire (Microwire), and SPI communication. Serial EEPROM devices are available in a variety of densities, operational voltage ranges and packaging options.


In order to achieve a highly robust application when utilizing serial EEPROMs, the designer must consider more than just the data sheet specifications. There are a number of conditions which could potentially result in nonstandard operation. The details of such conditions depend greatly upon the serial protocol being used.

This application note provides assistance and guidance with the use of Microchip SPI serial EEPROMs. These recommendations are not meant as requirements; however, their adoption will lead to a more robust overall design. The following topics are discussed:

- · Input Considerations
- · Write-Protection Features
- · Power Supply
- · Write Enable and Disable
- WIP Polling
- · Increasing Data Throughput

Figure 1 shows the suggested connections for using Microchip SPI serial EEPROMs. The basis for these connections will be explained in the sections which follow.

FIGURE 1: RECOMMENDED CONNECTIONS FOR 25XXXX SERIES DEVICES



INPUT CONSIDERATIONS

It is never good practice to leave an input pin floating. This can cause high standby current as well as undesired functionality. If a pin is left floating, it can either float low or high. Which direction the signal goes is dependant upon a number of factors, including noise in the system and capacitive coupling. Because of this, the level seen by the input circuitry is relatively random and likely to change during operation.

Such unpredictable input levels can have devastating effects on device operation. For example, Microchip's SPI serial EEPROMs feature a HOLD pin which allows the user to suspend the clock mid-stream. If this pin were to float low (active), the device would no longer react to any clock pulses received and communication would be disrupted.

Therefore, any unused input pins should always be tied to a proper level, such as high for an active-low input. Moreover, it is recommended that, if the microcontroller has extra, tri-state I/O pins available, connections be made to these unused inputs along with a pull-down/pull-up resistor, as shown in Figure 1. This will allow for the inputs to be used at a later date simply by modifying firmware.

Although the $\overline{\text{CS}}$ pin should always be driven by the microcontroller during normal operation, it has potential for floating during power-down/power-up. As such, this pin should also have a pull-up resistor to avoid undesired commands due to noise during these conditions.

WRITE PROTECTION FEATURES

There are two different write protection schemes featured in Microchip's SPI serial EEPROM family of devices. One for the 4 Kb and smaller devices, and one for 8 Kb and larger devices.

For the 25XX010A to 25XX040A, the $\overline{\text{WP}}$ pin acts as a normal hardware write-protect pin. That is, if the $\overline{\text{WP}}$ pin is low (active), the Write Enable Latch (WEL) is cleared and cannot be set until the pin is brought high (inactive). This means that any attempted writes to either the array or the STATUS register will be blocked. Note that bringing the $\overline{\text{WP}}$ pin high does not set the WEL again. Another WREN instruction is required in order to do this.

For the 25XX080A/B and up, the $\overline{\text{WP}}$ pin acts in conjunction with the Write-Protect Enable (WPEN) bit in the STATUS register. If the WPEN bit is cleared, the $\overline{\text{WP}}$ pin is a don't care. If the WPEN bit is set, the $\overline{\text{WP}}$ pin can be used to block attempted STATUS register writes. Note that for these devices, the $\overline{\text{WP}}$ pin has no effect on array writes, regardless of the state of the WPEN bit. Only the Block Protect (BP) bits can block an attempted write to the array on these devices. Once the BP bits have been set, however, the $\overline{\text{WP}}$ pin can be used with the WPEN bit to prevent them from being cleared, thus preventing writes to the array as well.

POWER SUPPLY

Microchip serial EEPROMs feature a high amount of protection from unintentional writes and data corruption while power is within normal operating levels. But certain considerations should be made regarding power-up and power-down conditions to ensure the same level of protection during those times when power is not within normal operating levels.

As shown in Figure 1, a decoupling capacitor (typically 0.1 μ F) should be used to help filter out small ripples on Vcc.

Power-Up

On power-up, Vcc should always begin at 0V and rise straight to its normal operating level to ensure a proper Power-on Reset. Vcc should not linger at an ambiguous level (i.e., below the minimum operating voltage).

Brown-Out Conditions

For added protection, Microchip serial EEPROMs feature a Brown-out Reset circuit. However, if Vcc happens to fall below the minimum operating voltage for the serial EEPROM, it is recommended that Vcc be brought down fully to 0V before returning to normal operating level. This will help to ensure that the device is reset properly.

Furthermore, if the microcontroller features a Brownout Reset with a threshold higher than that of the serial EEPROM, bringing Vcc down to 0V will allow both devices to be reset together. Otherwise, the microcontroller may reset during communication while the EEPROM keeps its current state. In this case, a software Reset sequence would be required before beginning further communication.

Power Failure During a Write Cycle

During a write cycle, Vcc must remain above the minimum operating voltage for the entire duration of the cycle (typically 5 ms max. for most devices). If Vcc falls below this minimum voltage at any point for any length of time, data integrity cannot be ensured. It will result in marginally programmed data that may or may not be correct. Furthermore, because the EEPROM cells were not able to be fully programmed, the device will have shorter data retention time than specified in the data sheet.

WRITE ENABLE AND DISABLE

Microchip SPI serial EEPROMs feature a Write Enable Latch (WEL) as bit 1 of the STATUS register. This latch is used to allow write operations to occur to the array or STATUS register. When set to a '1', writes are enabled. When set to a '0', all writes are blocked. The WEL can only be set by issuing a valid Write Enable (WREN) instruction, but can be reset upon a number of conditions:

- Power-up
- Write Disable (WRDI) instruction successfully executed
- Write STATUS register (WRSR) instruction successfully executed
- · Write instruction successfully executed

And on the 25XX010A-25XX040A only:

• WP pin is brought low (active)

Note that for the Write, WRSR, and WRDI instructions, the WEL is only reset if the instruction is executed successfully. This means that if, for some reason, the instruction is not valid, the WEL will not be reset. For example, if a write is attempted in an area of the array protected by the Block Protect (BP) bits, then the instruction will not succeed and the WEL will remain set.

For Write and WRSR instructions, the WEL is cleared at the end of the write cycle.

It is highly recommended that the WEL only be set immediately before issuing a Write or WRSR instruction in order to minimize the chance of an undesired write operation.

WIP POLLING

Write operations on serial EEPROMs require that a write cycle time be observed after initiating the write, allowing the device time to store the data. During this time, normal device operation is disabled and any attempts by the master to access the memory array on the device will be ignored. Therefore, it is important that the master wait for the write cycle to end before attempting to access the EEPROM again.


Each device has a specified worst-case write cycle time, typically listed as Twc. A simple method for ensuring that the write cycle time is observed is to perform a delay for the amount of time specified before accessing the EEPROM again. However, it is not uncommon for a device to complete a write cycle in less than the maximum specified time. As such, using the previously shown delay method results in a period of time in which the EEPROM has finished writing, but the master is still waiting.

In order to eliminate this extra period of time, and therefore operate more efficiently, it is highly recommended to take advantage of the WIP Polling feature. During both an array write and a STATUS register write, the STATUS register in Microchip's SPI serial EEPROMs can still be read. This allows the user to check the state of the Write-In-Progress (WIP) bit. This is a read-only bit, set only while a write operation is in progress. Once the operation completes, the WIP (and the WEL) are cleared. Therefore, the STATUS register can continue to be read in order to monitor the value of the WIP bit to determine when the write cycle completes.

Procedure

Once CS is brought high at the end of the Write instruction, the device initiates the internally timed write cycle, and WIP polling can begin immediately. This involves performing a Read STATUS register (RDSR) instruction and checking the value read for the WIP bit. If it is high, the device is still writing. If it is low, the write cycle is complete and the master can proceed with the next instruction. See Figure 2 for details.

FIGURE 2: WIP POLLING FLOW



INCREASING DATA THROUGHPUT

Page Writes


All Microchip SPI serial EEPROMs feature a page buffer for use during write operations. This allows the user to write any number of bytes from one to the maximum page size in a single operation. This can provide for a significant decrease in the total write time when writing a large number of bytes.

Page write operations are limited to writing within a single physical page, regardless of the number of bytes actually being written. This is because the memory array is physically stored as a two-dimensional array, as shown in Figure 3. When the word address is given at the beginning of a write operation, both the row and

column Address Pointers are set. The row Address Pointer selects which row, or page, is accessed, whereas the column Address Pointer selects which byte from the chosen page is accessed first. Upon transmission of each data byte, the column Address Pointer is automatically incremented. However, during a write operation, the page Address Pointer is not incremented, which means that attempting to cross a page boundary during a page write operation will result in the data being looped back to the beginning of the page.

Note that physical page boundaries start at addresses that are multiples of the page size. For example, the 25XX256 features a 64-byte page size, which means that physical pages on the device begin at addresses 0x0000, 0x0040, 0x0080, and so on.

FIGURE 3: PAGE BUFFER BLOCK DIAGRAM



Procedure

After enabling writes by issuing a WREN command, the write instruction, word address, and the first data byte are transmitted to the device in the same way as in a byte write operation. But instead of toggling \overline{CS} high, the master continues transmitting additional data bytes, which are temporarily stored in the on-chip page buffer, up to the maximum page size of the device (with care being taken not to wrap around the page). As with the byte write operation, once \overline{CS} is toggled high, an internal write cycle will begin during which all bytes stored in the page buffer will be written.

Write Time Comparisons

In order to accurately calculate the full period of time required to write a particular amount of data to a device, two things must be considered.

• Load time is the amount of time needed to complete all bus operations. This includes all CS-related timings, issuing the necessary WREN instructions, as well as transmitting the Write instruction, address and data bytes. This amount of time is dependent on the bus clock speed, the number of data bytes to be written, and the addressing scheme of the particular device (some devices utilize a 1-byte address, whereas others use a 2-byte address).

Write cycle time is the time during which the
device is executing its internal write cycle. As
described in the previous section ("WIP Polling"),
there is a specified maximum write cycle time for
each device. However, the internal write cycle
typically completes in less time than specified. As
such, both worst-case (5 ms) and typical (3 ms at
TAMB = 25 °C) calculations are provided in
Table 1.

The following equations were used to calculate the values for Table 1:

EQUATION 1: WRITE TIME EQUATIONS

$$T_{LOAD} = \frac{8 \cdot (2 + \text{\# addr bytes} + \text{\# data bytes})}{F_{CLK}} + 150 \text{ ns}$$

$$T_{TOTAL} = (T_{LOAD} + T_{WC}) \cdot \#$$
 write operations

TABLE 1: WRITE TIME COMPARISONS

Device	Page Size (bytes)	# of Bytes to Write	Write Mode ⁽¹⁾	Clock Speed (MHz)	Load Time Per Operation (μs)	Total Time (ms) Worst-Case ⁽²⁾	Total Time (ms) Typical ⁽³⁾
25LC010A	16	1	Byte	1	32.15	5.03	3.03
		16	Byte	1	32.15	80.51	48.51
		16	Page	1	152.15	5.15	3.15
		1	Byte	10	3.35	5.00	3.00
		16	Byte	10	3.35	80.05	48.05
		16	Page	10	15.35	5.02	3.02
25LC160B	32	1	Byte	1	40.15	5.04	3.04
		32	Byte	1	40.15	161.28	97.28
		32	Page	1	288.15	5.29	3.29
		1	Byte	10	4.15	5.00	3.00
		32	Byte	10	4.15	160.13	96.13
		32	Page	10	28.95	5.03	3.03
25LC256	64	1	Byte	1	40.15	5.04	3.04
		64	Byte	1	40.15	322.57	194.57
		64	Page	1	544.15	5.54	3.54
		1	Byte	10	4.15	5.00	3.00
		64	Byte	10	4.15	320.27	192.27
		64	Page	10	54.55	5.05	3.05

- **Note 1:** Byte Write mode signifies that only 1 byte is written during a single write operation. Page Write mode signifies that a full page is written during a single write operation.
 - 2: Worst-case calculations assume a 5 ms timed delay is used.
 - 3: Typical calculations assume WIP polling is used, with typical Twc = 3 ms, TAMB = 25 °C.

From these examples, it is clear that both page writes and WIP polling can provide significant time savings. Writing 64 bytes to the 25LC256 via byte writes at 1 MHz requires roughly 320 ms worst-case. Switching to WIP polling brings that down to roughly 192 ms (assuming typical conditions), nearly a 40% decrease. Additionally, changing to page writes further lowers the time to an impressive 3.05 ms, a decrease of over 98%. Overall, the two techniques provide a combined time savings of over 317 ms, increasing the total data throughput a staggering 105 times over.

SUMMARY

This application note illustrates recommended techniques for increasing design robustness when using Microchip SPI serial EEPROMs. These recommendations fall directly in line with how Microchip designs, manufactures, qualifies and tests its serial EEPROMs and will allow the devices to operate within the data sheet parameters. It is suggested that the concepts detailed in this application note be incorporated into any system which utilizes an SPI serial EEPROM.



NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the $\mbox{U.S.A.}$

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang

Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/16/06