

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply Voltage Range: 1.8 V to 3.6 V
- **Ultra-Low Power Consumption**
 - Active Mode: 250 µA at 1 MHz, 2.2 V
 - Standby Mode: 0.7 μA
 - Off Mode (RAM Retention): 0.1 µA
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 us
- 16-Bit RISC Architecture, 62.5-ns Instruction **Cycle Time**
- **Basic Clock Module Configurations**
 - Internal Frequencies up to 16 MHz With Four Calibrated Frequencies to ±1%
 - Internal Very-Low-Power Low-Frequency Oscillator
 - 32-kHz Crystal
 - High-Frequency (HF) Crystal up to 16 MHz
 - Resonator
 - External Digital Clock Source
 - External Resistor
- 16-Bit Timer0_A3 With Three Capture/Compare Registers
- 16-Bit Timer1 A2 With Two Capture/Compare Registers
- **On-Chip Comparator for Analog Signal** Compare Function or Slope Analog-to-Digital (A/D) Conversion
- 10-Bit 200-ksps A/D Converter With Internal Reference, Sample-and-Hold, Autoscan, and **Data Transfer Controller**

- **Universal Serial Communication Interface**
 - **Enhanced UART Supporting Auto-Baudrate Detection (LIN)**
 - IrDA Encoder and Decoder
 - **Synchronous SPI**
 - I²C™
- **Brownout Detector**
- Serial Onboard Programming, No External **Programming Voltage Needed, Programmable Code Protection by Security Fuse**
- **Bootstrap Loader**
- **On-Chip Emulation Module**
- **Family Members Include:**
 - MSP430F2132
 - 8KB + 256B Flash Memory
 - 512B RAM
 - MSP430F2122
 - 4KB + 256B Flash Memory
 - 512B RAM
 - MSP430F2112
 - 2KB + 256B Flash Memory
 - 256B RAM
- Available in 28-Pin TSSOP (PW) and 32-Pin QFN (RHB or RTV) Packages (See Table 1)
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide, Literature Number SLAU144

DESCRIPTION

The Texas Instruments MSP430[™] family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430F21x2 series is an ultra-low-power microcontroller with two built-in 16-bit timers, a fast 10-bit A/D converter with integrated reference and a data transfer controller (DTC), a comparator, built-in communication capability using the universal serial communication interface, and up to 24 I/O pins.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. MSP430 is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. Available Options

т	PACKAGED DEVICES ⁽¹⁾⁽²⁾							
T _A	PLASTIC 28-PIN TSSOP (PW)	PLASTIC 32-PIN QFN (RHB)	PLASTIC 32-PIN QFN (RTV)					
	MSP430F2112IPW	MSP430F2112IRHB	MSP430F2112IRTV					
-40°C to 85°C	MSP430F2122IPW	MSP430F2122IRHB	MSP430F2122IRTV					
	MSP430F2132IPW	MSP430F2132IRHB	MSP430F2132IRTV					
	MSP430F2112TPW	MSP430F2112TRHB	MSP430F2112TRTV					
-40°C to 105°C	MSP430F2122TPW	MSP430F2122TRHB	MSP430F2122TRTV					
	MSP430F2132TPW	MSP430F2132TRHB	MSP430F2132TRTV					

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Development Tool Support


All MSP430 microcontrollers include an Embedded Emulation Module (EEM) that allows advanced debugging and programming through easy-to-use development tools. Recommended hardware options include:

- · Debugging and Programming Interface
 - MSP-FET430UIF (USB)
 - MSP-FET430PIF (Parallel Port)
- Debugging and Programming Interface with Target Board
 - MSP-FET430U28 (PW package)
- Production Programmer
 - MSP-GANG430


⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Device Pinout, PW Package



Device Pinout, RHB or RTV Package





Functional Block Diagram






Table 2. Terminal Functions

TERMINAL	INAL			
	N	0.	1/0	DESCRIPTION
NAME	PW	RHB, RTV		
P1.0/TACLK/ADC10CLK/CAOUT	21	21	I/O	General-purpose digital I/O pin Timer0_A3, clock signal TACLK input Timer1_A2, clock signal TACLK input ADC10, conversion clock Comparator_A+ output
P1.1/TA0.0/TA1.0	22	22	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCl0A input, compare: Out0 Output Timer1_A2, capture: CCl0A input
P1.2/TA0.1	23	23	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCI1A input, compare: Out1 Output
P1.3/TA0.2	24	24	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCI2A input, compare: Out2 Output
P1.4/SMCLK/TCK	25	25	I/O	General-purpose digital I/O pin SMCLK signal output Test Clock input for device programming and test
P1.5/TA0.0/TMS	26	26	I/O	General-purpose digital I/O pin Timer0_A3, compare: Out0 Output JTAG test mode select, input terminal for device programming and test
P1.6/TA0.1/TDI/TCLK	27	27	I/O	General-purpose digital I/O pin Timer0_A3, compare: Out1 Output JTAG test data input or test clock input in programming an test
P1.7/TA0.2/TDO/TDI	28	28	I/O	General-purpose digital I/O pin Timer0_A3, compare: Out2 Output JTAG test data output terminal or test data input in programming an test
P2.0/ACLK/A0/CA2	8	6	I/O	General-purpose digital I/O pin ACLK signal output ADC10 analog input A0 Comparator_A+ input
P2.1/TAINCLK/SMCLK/A1/CA3	9	7	I/O	General-purpose digital I/O pin SMCLK signal output Timer0_A3, clock signal TACLK input Timer1_A2, clock signal TACLK input ADC10 analog input A1 Comparator_A+ input
P2.2/TA0.0/A2/CA4/CAOUT	10	8	I/O	General-purpose digital I/O pin Timer0_A3, capture: CCI0B input, compare: Out0 Output ADC10 analog input A2 Comparator_A+ input Comparator_A+ output
P2.3/TA0.1/A3/V _{REF} _/Ve _{REF} _/CA0	19	18	I/O	General-purpose digital I/O pin Timer0_A3, compare: Out1 Output ADC10 analog input A3 / negative reference Comparator_A+ input



Table 2. Terminal Functions (continued)

TERMINAL				
	N	0.	1/0	DESCRIPTION
NAME	PW	RHB, RTV		2200
				General-purpose digital I/O pin
D2 4/TA0 2/A4A/ A/a /CA4	20	10	I/O	Timer0_A3, compare: Out2 Output
P2.4/TA0.2/A4/V _{REF+} /Ve _{REF+} /CA1	20	19	1/0	ADC10 analog input A4 / positive reference
				Comparator_A+ input
				Input terminal of crystal oscillator
XIN/P2.6/CA6	6	3	I/O	General-purpose digital I/O pin
				Comparator_A+ input
				Output terminal of crystal oscillator
XOUT/P2.7/CA7	5	2	I/O	General-purpose digital I/O pin
				Comparator_A+ input
				General-purpose digital I/O pin
P3.0/UCB0STE/UCA0CLK/A5	11	9	I/O	USCI_B0 slave transmit enable/USCI_A0 clock input/output
				ADC10 analog input A5
P3.1/UCB0SIMO/UCB0SDA	12	10	I/O	General-purpose digital I/O pin
1 3.1/GODGOINIO/GODGODA	12	10	2	USCI_B0 slave in/master out in SPI mode, SDA I2C data in I2C mode
P3.2/UCB0SOMI/UCB0SCL	13	11	I/O	General-purpose digital I/O pin
1 0.2/ 00B0001111/ 00B0002			., 0	USCI_B0 slave out/master in in SPI mode, SCL I2C clock in I2C mode
P3.3/UCB0CLK/UCA0STE	14	12	I/O	General-purpose digital I/O
. 6.6, 662.62.4.66.1.			., 0	USCI_B0 clock input/output, USCI_A0 slave transmit enable
				General-purpose digital I/O pin
P3.4/UCA0TXD/UCA0SIMO	15	13	I/O	USCI_A0 transmit data output in UART mode, slave data in/master out in SPI mode
				General-purpose digital I/O pin
P3.5/UCA0RXD/UCA0SOMI	16	14	1/0	USCI_A0 receive data input in UART mode, slave data out/master in in SPI mode
				General-purpose digital I/O pin
P3.6/TA1.0/A6	17	15	I/O	Timer1_A2, capture: CCI0B input, compare: Out0 Output
				ADC10 analog input A6
				General-purpose digital I/O pin
P3.7/TA1.1/A7	18	16	I/O	Timer1_A2, capture: CCl1A input, compare: Out1 Output
				ADC10 analog input A7
RST/NMI/SBWTDIO	7	5		Reset or nonmaskable interrupt input
TOT/WWII/OBW TOTO	,	3	•	Spy-Bi-Wire test data input/output during programming and test
TEST/SBWTCK	1	29	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.
				General-purpose digital I/O pin
P2.5/R _{OSC} /CA5	3	32	I/O	Input for external resistor defining the DCO nominal frequency
				Comparator_A+ input
DV _{CC}	2	30		Digital supply voltage
DV _{SS}	4	1		Digital supply voltage
NC	NA	4, 17, 20, 31		Not connected internally. Connection to V _{SS} is recommended.
QFN Pad	NA	Pad		QFN package pad (RHB, RTV packages). Connection to DV _{SS} is recommended.



SHORT-FORM DESCRIPTION

CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.




Table 3. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5 → R5
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, unconditional/conditional	JNE	Jump-on-equal bit = 0

Table 4. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D ⁽²⁾	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	OV X(Rn),Y(Rm) MOV 2(R5),6(R6)	
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	✓	✓	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	1		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) → R11 R10 + 2 → R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

⁽¹⁾ S = source

⁽²⁾ D = destination



Operating Modes

The MSP430 microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 (LPM0)
 - CPU is disabled.
 - ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled.
 - DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
 - CPU is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator remains enabled.
 - ACLK remains active.
- Low-power mode 3 (LPM3)
 - CPU is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - ACLK remains active.
- Low-power mode 4 (LPM4)
 - CPU is disabled.
 - ACLK is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - Crystal oscillator is stopped.



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0xFFFE) contains 0xFFFF (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

Table 5. Interrupt Vector Addresses

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY	
Power-up	PORIFG				
External reset	RSTIFG				
Watchdog	WDTIFG	Reset	0xFFFE	31, highest	
Flash key violation	KEYV ⁽¹⁾				
PC out of range ⁽²⁾					
NMI	NMIIFG	(Non)maskable			
Oscillator fault	OFIFG	(Non)maskable	0xFFFC	30	
Flash memory access violation	ACCVIFG ⁽¹⁾⁽³⁾	(Non)maskable			
Timer1_A2	TA1CCR0 CCIFG ⁽⁴⁾	Maskable	0xFFFA	29	
Time #4 AQ	TA1CCR1 CCIFG,	Maalaabla	٥٠٠٢٢٥	20	
Timer1_A2	TA1CTL TAIFG ⁽¹⁾⁽⁴⁾	Maskable	0xFFF8	28	
Comparator_A+	CAIFG	Maskable	0xFFF6	27	
Watchdog timer	WDTIFG	Maskable	0xFFF4	26	
Timer0_A3	TA0CCR0 CCIFG ⁽⁴⁾	Maskable	0xFFF2	25	
	TA0CCR1 CCIFG,				
Timer0_A3	TA0CCR2 CCIFG,	Maskable	0xFFF0	24	
	TA0CTL TAIFG ⁽¹⁾⁽⁴⁾				
USCI_A0/USCI_B0 receive	UCA0RXIFG, UCB0RXIFG ⁽¹⁾⁽⁵⁾	Maskable	0xFFEE	23	
USCI_B0 I2C status	UCB0RXIFG ⁽¹⁾⁽⁵⁾	Maskable	UXFFEE	23	
USCI_A0/USCI_B0 transmit	UCA0TXIFG,	Maskable	0xFFEC	22	
USCI_B0 I2C receive/transmit	UCB0TXIFG ⁽¹⁾⁽⁶⁾	Maskable	UXFFEC	22	
ADC10	ADC10IFG ⁽⁴⁾	Maskable	0xFFEA	21	
			0xFFE8	20	
I/O port P2 (eight flags)	P2IFG.0 to P2IFG.7 ⁽¹⁾⁽⁴⁾	Maskable	0xFFE6	19	
I/O port P1 (eight flags)	P1IFG.0 to P1IFG.7 ⁽¹⁾⁽⁴⁾	Maskable	0xFFE4	18	
			0xFFE2	17	
			0xFFE0	16	
See ⁽⁷⁾			0xFFDE	15	
See (8)			0xFFDC to 0xFFC0	14 to 0, lowest	

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0x0000 to 0x01FF) or from within unused address range.

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG

⁽⁶⁾ In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG

⁽⁷⁾ This location is used as bootstrap loader security key (BSLSKEY).

A 0xAA55 at this location disables the BSL completely.

A zero (0x0) disables the erasure of the flash if an invalid password is supplied.

⁽⁸⁾ The interrupt vectors at addresses 0xFFDC to 0xFFC0 are not used in this device and can be used for regular program code if necessary.



Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

rw-0, 1 Bit can be read and written. It is Reset or Set by PUC. rw-(0), (1) Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device.

Table 6. Interrupt Enable 1

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval

timer mode.

OFIE Oscillator fault interrupt enable

NMIIE (Non)maskable interrupt enable

ACCVIE Flash access violation interrupt enable

Table 7. Interrupt Enable 2

Address	7	6	5	4	3	2	1	0
01h					UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
					rw-0	rw-0	rw-0	rw-0

UCA0RXIE USCI_A0 receive-interrupt enable
UCA0TXIE USCI_A0 transmit-interrupt enable
UCB0RXIE USCI_B0 receive-interrupt enable
UCB0TXIE USCI_B0 transmit-interrupt enable

Table 8. Interrupt Flag Register 1

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V_{CC} power up.

PORIFG Power-on reset interrupt flag. Set on V_{CC} power up.

NMIIFG Set via RST/NMI pin

Table 9. Interrupt Flag Register 2

Address	7	6	5	4	3	2	1	0
03h					UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
					rw-1	rw-0	rw-1	rw-0
LICAORXIEG	LISCL An receiv	ve-interrunt flag	ı					

UCAORXIFG USCI_A0 receive-interrupt flag
UCAOTXIFG USCI_A0 transmit-interrupt flag
UCBORXIFG USCI_B0 receive-interrupt flag
UCBOTXIFG USCI_B0 transmit-interrupt flag



Memory Organization

Table 10. Memory Organization

		MSP430F2112	MSP430F2122	MSP430F2132
Memory	Size	2 KB	4 KB	8 KB
Main: interrupt vector	Flash	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0
Main: code memory	Flash	0xFFFF to 0xF800	0xFFFF to 0xF000	0xFFFF to 0xE000
Information memory	Size	256 Byte	256 Byte	256 Byte
	Flash	0x10FFh to 0x1000	0x10FFh to 0x1000	0x10FFh to 0x1000
Boot memory	Size	1 KB	1 KB	1 KB
	ROM	0x0FFF to 0x0C00	0x0FFF to 0x0C00	0x0FFF to 0x0C00
RAM	Size	256 B	512 Byte	512 Byte
		0x02FF to 0x0200	0x03FF to 0x0200	0x03FF to 0x0200
Peripherals	16-bit	0x01FF to 0x0100	0x01FF to 0x0100	0x01FF to 0x0100
	8-bit	0x00FF to 0x0010	0x00FF to 0x0010	0x00FF to 0x0010
	8-bit SFR	0x000F to 0x0000	0x000F to 0x0000	0x000F to 0x0000

Bootstrap Loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's Guide, literature number SLAU319.

Table 11. BSL Function Pins

BSL FUNCTION	ON PW PACKAGE PINS RHB, RTV PACK	
Data transmit	22 - P1.1	22 - P1.1
Data receive	10 - P2.2	8 - P2.2

Flash Memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
 can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or the internal very-low-power LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value (TLV) structure.

Table 12. Tags Used by the ADC Calibration Tags

NAME	ADDRESS	VALUE	DESCRIPTION
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at $V_{CC} = 3 \text{ V}$ and $T_A = 30^{\circ}\text{C}$ at calibration
TAG_ADC10_1	0x10DA	0x08	ADC10_1 calibration tag
TAG_EMPTY	-	0xFE	Identifier for empty memory areas

Table 13. Labels Used by the ADC Calibration Tags

LABEL	CONDITION AT CALIBRATION / DESCRIPTION	SIZE	ADDRESS OFFSET
CAL_ADC_25T85	INCHx = 0x1010, REF2_5 = 1, T _A = 85°C	word	0x0010
CAL_ADC_25T30	INCHx = 0x1010, REF2_5 = 1, T _A = 30°C	word	0x000E
CAL_ADC_25VREF_FACTOR	REF2_5 = 1, $T_A = 30^{\circ}C$, $I_{VREF+} = 1$ mA	word	0x000C
CAL_ADC_15T85	INCHx = 0x1010, REF2_5 = 0, T _A = 85°C	word	0x000A
CAL_ADC_15T30	INCHx = 0x1010, REF2_5 = 0, T _A = 30°C	word	0x0008
CAL_ADC_15VREF_FACTOR	REF2_5 = 0, $T_A = 30^{\circ}\text{C}$, $I_{VREF+} = 0.5 \text{ mA}$	word	0x0006
CAL_ADC_OFFSET	External V _{REF} = 1.5 V, f _{ADC10CLK} = 5 MHz	word	0x0004
CAL_ADC_GAIN_FACTOR	External V _{REF} = 1.5 V, f _{ADC10CLK} = 5 MHz	word	0x0002
CAL_BC1_1MHz	-	byte	0x0009
CAL_DCO_1MHz	-	byte	0x0008
CAL_BC1_8MHz	-	byte	0x0007
CAL_DCO_8MHz	-	byte	0x0006
CAL_BC1_12MHz	-	byte	0x0005
CAL_DCO_12MHz	-	byte	0x0004
CAL_BC1_16MHz	-	byte	0x0003
CAL_DCO_16MHz	-	byte	0x0002

www.ti.com

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are three 8-bit I/O ports implemented—ports P1, P2, and P3:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all eight bits of port P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

The MSP430F21x2 devices provide up to 24 total port I/O pins available externally. See the device pinout for more information.

Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

ADC₁₀

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.

Comparator_A+

Copyright © 2007-2012, Texas Instruments Incorporated

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



Timer0_A3

Timer0_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 14. Timer0_A3 Signal Connections

INPUT PI	N NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT P	IN NUMBER
PW	RHB, RTV	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW	RHB, RTV
21 - P1.0	21 - P1.0	TACLK	TACLK	Timer	NA		
		ACLK	ACLK				
		SMCLK	SMCLK				
9 - P2.1	7 - P2.1	TAINCLK	INCLK				
22 - P1.1	22 - P1.1	TA0	CCI0A	CCR0	TA0	22 - P1.1	22 - P1.1
10 - P2.2	8 - P2.2	TA0	CCI0B			26 - P1.5	26 - P1.5
		DV _{SS}	GND			10 - P2.2	8 - P2.2
		DV _{CC}	V _{CC}			ADC10 (internal)	ADC10 (internal)
23 - P1.2	23 - P1.2	TA1	CCI1A	CCR1	TA1	23 - P1.2	23 - P1.2
		CAOUT (internal)	CCI1B			27 - P1.6	27 - P1.6
		DV _{SS}	GND			19 - P2.3	18 - P2.3
		DV _{CC}	V _{CC}			ADC10 (internal)	ADC10 (internal)
24 - P1.3	24 - P1.3	TA2	CCI2A	CCR2	TA2	24 - P1.3	24 - P1.3
_		ACLK (internal)	CCI2B	_		28 - P1.7	28 - P1.7
		DV _{SS}	GND			20 - P2.4	19 - P2.4
		DV _{CC}	V _{CC}			ADC10 (internal)	ADC10 (internal)



Timer1_A2

Timer1_A2 is a 16-bit timer/counter with two capture/compare registers. Timer1_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer1_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 15. Timer1_A2 Signal Connections

INPUT PI	INPUT PIN NUMBER		DEVICE INPUT MODULE	MODULE	MODULE	OUTPUT PIN NUMBER		
PW	RHB, RTV		INPUT NAME	BLOCK	OUTPUT SIGNAL	PW	RHB, RTV	
21 - P1.0	21 - P1.0	TACLK	TACLK	Timer	NA			
		ACLK	ACLK					
		SMCLK	SMCLK					
9 - P2.1	7 - P2.1	TAINCLK	INCLK					
22 - P1.1	22 - P1.1	TA0	CCI0A	CCR0	TA0	17 - P3.6	15 - P3.6	
17 - P3.6	15 - P3.6	TA0	CCI0B					
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
18 - P3.7	16 - P3.7	TA1	CCI1A	CCR1	TA1	18 - P3.7	16 - P3.7	
		CAOUT (internal)	CCI1B					
		DV _{SS}	GND					
		DV _{CC}	V _{cc}					

Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3 or 4 pin) and I2C.



Peripheral File Map

Table 16. Peripherals With Word Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
ADC10	ADC data transfer start address	ADC10SA	0x01BC
	ADC memory	ADC10MEM	0x01B4
	ADC control register 1	ADC10CTL1	0x01B2
	ADC control register 0	ADC10CTL0	0x01B0
	ADC analog enable 0	ADC10AE0	0x004A
	ADC analog enable 1	ADC10AE1	0x004B
	ADC data transfer control register 1	ADC10DTC1	0x0049
	ADC data transfer control register 0	ADC10DTC0	0x0048
Timer0_A3	Capture/compare register	TA0CCR2	0x0176
	Capture/compare register	TA0CCR1	0x0174
	Capture/compare register	TA0CCR0	0x0172
	Timer0_A3 register	TA0R	0x0170
	Capture/compare control	TA0CCTL2	0x0166
	Capture/compare control	TA0CCTL1	0x0164
	Capture/compare control	TA0CCTL0	0x0162
	Timer0_A3 control	TA0CTL	0x0160
	Timer0_A3 interrupt vector	TAOIV	0x012E
Timer1_A2	Capture/compare register	TA1CCR1	0x0194
	Capture/compare register	TA1CCR0	0x0192
	Timer1_A2 register	TA1R	0x0190
	Capture/compare control	TA1CCTL1	0x0184
	Capture/compare control	TA1CCTL0	0x0182
	Timer1_A2 control	TA1CTL	0x0180
	Timer1_A2 interrupt vector	TA1IV	0x011E
Flash Memory	Flash control 3	FCTL3	0x012C
	Flash control 2	FCTL2	0x012A
	Flash control 1	FCTL1	0x0128
Watchdog Timer+	Watchdog/timer control	WDTCTL	0x0120

Table 17. Peripherals With Byte Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
USCI_B0	USCI_B0 transmit buffer	UCB0TXBUF	0x06F
	USCI_B0 receive buffer	UCB0RXBUF	0x06E
	USCI_B0 status	UCB0STAT	0x06D
	USCI B0 I2C Interrupt enable	UCB0CIE	0x06C
	USCI_B0 bit rate control 1	UCB0BR1	0x06B
	USCI_B0 bit rate control 0	UCB0BR0	0x06A
	USCI_B0 control 1	UCB0CTL1	0x069
	USCI_B0 control 0	UCB0CTL0	0x068
	USCI_B0 I2C slave address	UCB0SA	0x011A
	USCI_B0 I2C own address	UCB0OA	0x0118



Table 17. Peripherals With Byte Access (continued)

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
USCI_A0	USCI_A0 transmit buffer	UCA0TXBUF	0x0067
	USCI_A0 receive buffer	UCA0RXBUF	0x0066
	USCI_A0 status	UCA0STAT	0x0065
	USCI_A0 modulation control	UCA0MCTL	0x0064
	USCI_A0 baud rate control 1	UCA0BR1	0x0063
	USCI_A0 baud rate control 0	UCA0BR0	0x0062
	USCI_A0 control 1	UCA0CTL1	0x0061
	USCI_A0 control 0	UCA0CTL0	0x0060
	USCI_A0 IrDA receive control	UCA0IRRCTL	0x005F
	USCI_A0 IrDA transmit control	UCA0IRTCTL	0x005E
	USCI_A0 auto baud rate control	UCA0ABCTL	0x005D
Comparator_A+	Comparator_A port disable	CAPD	0x005B
. –	Comparator_A control 2	CACTL2	0x005A
Basic Clock System+	Comparator_A control 1	CACTL1	0x0059
Basic Clock System+	Basic clock system control 3	BCSCTL3	0x0053
	Basic clock system control 2	BCSCTL2	0x0058
	Basic clock system control 1	BCSCTL1	0x0057
	DCO clock frequency control	DCOCTL	0x0056
Port P3	Port P3 resistor enable	P3REN	0x0010
i oit i o	Port P3 selection	P3SEL	0x001B
	Port P3 direction	P3DIR	0x001A
	Port P3 output	P3OUT	0x0019
	Port P3 input	P3IN	0x0018
Port P2	Port P2 selection 2	P2SEL2	0x0042
OIT I Z	Port P2 resistor enable	P2REN	0x0042
	Port P2 selection	P2SEL	0x002F
	Port P2 interrupt enable	P2IE	0x002D
	Port P2 interrupt edge select	P2IES	0x002D
	Port P2 interrupt flag	P2IFG	0x002B
	Port P2 direction	P2DIR	0x002B
	Port P2 output	P2OUT	0x002A
	Port P2 input	P2IN	0x0029
Port P1	Port P1 selection 2 register	P1SEL2	0x0023
OILLI	Port P1 resistor enable	P1REN	0x0027
	Port P1 selection	P1SEL	0x0027
	Port P1 interrupt enable		
	· · ·	P1IE	0x0025
	Port P1 interrupt edge select	P1IES	0x0024
	Port P1 interrupt flag	P1IFG	0x0023
	Port P1 direction	P1DIR	0x0022
	Port P1 output	P1OUT	0x0021
	Port P1 input	P1IN	0x0020
Special Function	SFR interrupt flag 2	IFG2	0x0003
	SFR interrupt flag 1	IFG1	0x0002
	SFR interrupt enable 2	IE2	0x0001
	SFR interrupt enable 1	IE1	0x0000



Absolute Maximum Ratings(1)


Voltage applied at V _{CC} to V _{SS}	-0.3 V to 4.1 V	
Voltage applied to any pin (2)	-0.3 V to V_{CC} + 0.3 V	
Diode current at any device terminal	±2 mA	
Ct t	Unprogrammed device	-55°C to 150°C
Storage temperature, T _{stg} ⁽³⁾	Programmed device	-55°C to 150°C

- (1) Stresses beyond those listed under absolute maximum ratingsmay cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions⁽¹⁾

			MIN	NOM M	AX	UNIT
V	Cumply voltage AV DV V	During program execution	1.8		3.6	V
V _{CC}	Supply voltage, $AV_{CC} = DV_{CC} = V_{CC}$	During flash memory programming	2.2		3.6	V
V_{SS}	Supply voltage	$AV_{SS} = DV_{SS} = V_{SS}$	0		0	٧
_	Operating free-air temperature	I version	-40		85	°C
T _A		T version	-40		105	C
	Processor frequency (maximum MCLK	$V_{CC} = 1.8 \text{ V}$, Duty cycle = 50% ±10%	dc		6	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (2)(1) (see Figure 1)	$V_{CC} = 2.7 \text{ V}$, Duty cycle = 50% ±10%	dc		12	MHz
		$V_{CC} \ge 3.3 \text{ V}$, Duty cycle = 50% ±10%	dc		16	

- (1) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (2) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Operating Area




Active Mode Supply Current (into DV_{cc} + AV_{cc}) Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

ı	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
I _{AM,1MHz}	Active mode (AM) current (1 MHz)	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 1 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ Program executes in flash, \\ BCSCTL1 &= CALBC1_1MHZ, \\ DCOCTL &= CALDCO_1MHZ, \\ CPUOFF &= 0, SCG0 = 0, SCG1 = 0, \\ OSCOFF &= 0 \end{split}$		2.2 V 3 V		250 350	340 450	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V		220		
I _{AM,1MHz}	Active mode (AM) current (1 MHz)	f _{ACLK} = 32768 Hz, Program executes in RAM, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V		300		μΑ
		$f_{MCLK} = f_{SMCLK} = f_{ACLK} = 32768 \text{ Hz} / 8$	-40°C to 85°C	0.01/		2	5	μA
		= 4096 Hz, $f_{DCO} = 0 \text{ Hz},$	105°C	2.2 V			6	
1	Active mode (AM)	Program executes in flash,	-40°C to 85°C			3	7	
I _{AM,4kHz} current (4 kHz)	current (4 kHz)	SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11, CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0	105°C	3 V			9	μΛ
		$f_{MCLK} = f_{SMCLK} = f_{DCO(0, 0)} \approx 100 \text{ kHz},$	-40°C to 85°C	2.214		60	85	
	Active mode (AM)	/e mode (AM) f _{ACLK} = 0 Hz,	105°C	2.2 V			90	uA
I _{AM,100kHz}	current (100 kHz)		-40°C to 85°C	2.1/		72	95	
			105°C	3 V			100	•

All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics - Active-Mode Supply Current (Into DV_{cc} + AV_{cc})







Low-Power-Mode Supply Currents (Into V_{CC}) Excluding External Current $^{(1)(2)}$

P	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
		f _{MCLK} = 0 MHz,	-40°C to 85°C	0.01/		55	66	
		$f_{SMCLK} = f_{DCO} = 1 \text{ MHz},$ $f_{ACLK} = 32768 \text{ Hz},$	105°C	2.2 V			68	
I _{LPM0, 1MHz}	Low-power mode 0 (LPM0) current (3)	BCSCTL1 = CALBC1_1MHZ,	-40°C to 85°C			70	83	μA
,	(LFMO) Current	DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0	105°C	3 V			90	
		f _{MCLK} = 0 MHz,	-40°C to 85°C	221/		33	42	
l	Low-power mode 0	$f_{SMCLK} = f_{DCO}(0, 0) \approx 100 \text{ kHz},$ $f_{ACLK} = 0 \text{ Hz},$	105°C	2.2 V			44	•
I _{LPM0,} 100kHz	(LPM0) current ⁽³⁾	RSELx = 0, $DCOx = 0$,	-40°C to 85°C			37	46	μΑ
		CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1	105°C	3 V			48	•
		$f_{MCLK} = f_{SMCLK} = 0 MHz,$	-40°C to 85°C	2.2 V		20	25	
		$f_{DCO} = 1 \text{ MHz},$ $f_{ACLK} = 32768 \text{ Hz},$	105°C	2.2 V			27	
I _{LPM2}	Low-power mode 2 (LPM2) current (4)	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	-40°C to 85°C			22	27	μА
	(LI WZ) Gallette		105°C	3 V			31	
			-40°C to 25°C	2.2 V		0.7	1.2	μΑ
			85°C			1.6	2.3	
I _{LPM3.}	Low-power mode 3		105°C			3	6	
LFXT1	(LPM3) current ⁽⁴⁾		-40°C to 25°C	3 V		0.9	1.9	
			85°C			1.6	2.8	
			105°C			3	7	
			-40°C to 25°C			0.3	0.7	
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	85°C	2.2 V		1.2	1.9	
1	Low-power mode 3	f _{ACLK} from internal LF oscillator	105°C			2	5	
I _{LPM3, VLO}	current, (LPM3) ⁽⁴⁾	(VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1,	-40°C to 25°C			0.7	0.8	μA
		OSCOFF = 0	85°C	3 V		1.4	2.1	
			105°C	1		2.5	6	
		f	-40°C			0.1	0.5	цА
1	Low-power mode 4	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ $f_{ACLK} = 0 \text{ Hz},$	25°C	2.2 V/ 3 V		0.1	0.5	
I _{LPM4}	(LPM4) current ⁽⁵⁾	CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V/ 3 V		0.8	1.5	
		0300FF = 1	105°C			2	4	

All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.
Current for brownout and WDT clocked by SMCLK included.
Current for brownout and WDT clocked by ACLK included.

Current for brownout included.



Typical Characteristics - LPM4 Current LPM4 CURRENT

vs TEMPERATURE




Figure 4.



Schmitt-Trigger Inputs (Ports P1, P2, P3, JTAG, RST/NMI, XIN⁽¹⁾)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
				0.45 V _{CC}		0.75 V _{CC}	
$V_{\text{IT+}}$	Positive-going input threshold voltage		2.2 V	1		1.65	V
			3 V	1.35		2.25	
				0.25 V _{CC}		0.55 V _{CC}	
$V_{\text{IT-}}$	Negative-going input threshold voltage		2.2 V	0.55		1.20	V
			3 V	0.75		1.65	
\/	longit voltage hyptoresis ()/		2.2 V	0.2		1	V
V_{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		3 V	0.3		1	V
R _{Pull}	Pullup/pulldown resistor	For pullup: V _{IN} = V _{SS} , For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

⁽¹⁾ XIN only in bypass mode

Inputs (Ports P1, P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger pulse width to set interrupt flag ⁽¹⁾	2.2 V/3 V	20			ns

⁽¹⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set with trigger signals shorter than t_(int).

Leakage Current (Ports P1, P2, P3)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	2.2 V/3 V			±50	nΑ

- (1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.



Outputs (Ports P1, P2, P3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{OH(max)} = -1.5 \text{ mA}^{(1)}$	2.2 V	V _{CC} - 0.25	V_{CC}	
V _{OH} High-level output voltaç	High lovel output voltage	$I_{OH(max)} = -6 \text{ mA}^{(2)}$	2.2 V	V _{CC} - 0.6	V_{CC}	V
VOH		$I_{OH(max)} = -1.5 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.25	V_{CC}	V
		$I_{OH(max)} = -6 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.6	V_{CC}	
		$I_{OL(max)} = 1.5 \text{ mA}^{(1)}$	2.2 V	V_{SS}	$V_{SS} + 0.25$	
\/		$I_{OL(max)} = 6 \text{ mA}^{(2)}$	2.2 V	V_{SS}	$V_{SS} + 0.6$	V
V_{OL}	Low-level output voltage	$I_{OL(max)} = 1.5 \text{ mA}^{(1)}$	3 V	V_{SS}	V_{CC} V_{CC} V_{CC} V_{CC} V_{CC} $V_{SS} + 0.25$ $V_{SS} + 0.25$	V
		$I_{OL(max)} = 6 \text{ mA}^{(2)}$	3 V	V_{SS}	$V_{SS} + 0.6$	

⁽¹⁾ The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified

Output Frequency (Ports P1, P2, P3)

	PARAMETER	TEST CONDITIONS	V _{CC}	CC MIN TYP MA		MAX	UNIT
	Dort output from one of (with load)	D4 4/SMCLK C 20 5 F D 4 kO(1)(2)	2.2 V			7.5	NAL I-
f _{Px.y} Port output frequency (with load)		P1.4/SMCLK, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)(2)}$	3 V			12	MHz
	Clock output fraguency	D2 0/ACLK D4 4/SMCLK C 20 pF(2)	2.2 V			7.5	N41 I-
T _{Port°} CLK	Clock output frequency	P2.0/ACLK, P1.4/SMCLK, $C_L = 20 \text{ pF}^{(2)}$	3 V			16	MHz

Alternatively, a resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

⁽²⁾ The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.


⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



Typical Characteristics - Outputs


One output loaded at a time.

TYPICAL LOW-LEVEL OUTPUT CURRENT vs



_

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs



TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




Figure 6.

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs

HIGH-LEVEL OUTPUT VOLTAGE




Figure 8.



POR/Brownout Reset (BOR)(1)(2)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(start)}	See Figure 9	dV _{CC} /dt ≤ 3 V/s			$0.7 \times V_{(B_IT-)}$		٧
$V_{(B_IT-)}$	See Figure 9 through Figure 11	dV _{CC} /dt ≤ 3 V/s				1.71	V
V _{hys(B_IT-)}	See Figure 9	dV _{CC} /dt ≤ 3 V/s		70	130	210	mV
t _{d(BOR)}	See Figure 9					2000	μs
t _(reset)	Pulse length needed at RST/NMI pin to accepted reset internally		2.2 V/3 V	2			μs

- The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level
- $V_{(B_IT-)} + V_{hys(B_IT-)}$ is ≤ 1.8 V. During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_IT-)} + V_{hys(B_IT-)}$. The default DCO settings must not be changed until $V_{CC} \geq V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency.




Figure 9. POR/Brownout Reset (BOR) vs Supply Voltage



Typical Characteristics - POR/Brownout Reset (BOR)




Figure 10. $V_{CC(drop)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 11. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

DCO Frequency

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	
V_{CC}	Supply voltage range	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	ì
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	2.2 V/3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, DCOx = 3, MODx = 0	2.2 V/3 V	0.10		0.20	MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.14		0.28	MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.20		0.40	MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.28		0.54	MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.39		0.77	MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	1.10		2.10	MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	1.60		3.00	MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	2.50		4.30	MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	2.2 V/3 V	3.00		5.50	MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, DCOx = 3, MODx = 0	2.2 V/3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	6.00		9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	2.2 V/3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)} / f_{DCO(RSEL,DCO)}$	2.2 V/3 V			1.55	ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)} / f_{DCO(RSEL,DCO)}$	2.2 V/3 V	1.05	1.08	1.12	ratio
	Duty cycle	Measured at P1.4/SMCLK	2.2 V/3 V	40	50	60	%



Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
	Frequency tolerance at calibration		25°C	3 V	-1	±0.2	+1	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	3 V	0.990	1	1.010	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	3 V	7.920	8	8.080	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	3 V	11.88	12	12.12	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V	15.84	16	16.16	MHz

Calibrated DCO Frequencies - Tolerance Over Temperature 0°C to 85°C

	PARAMETER	TEST CONDITIONS	T _A	V_{CC}	MIN	TYP	MAX	UNIT
	1-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±0.5	+2.5	%
	8-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1	+2.5	%
	12-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1	+2.5	%
	16-MHz tolerance over temperature		0°C to 85°C	3 V	-3	±2	+3	%
		BCSCTL1 = CALBC1_1MHZ,		2.2 V	0.97	1	1.03	
f _{CAL(1MHz)}	1-MHz calibration value	DCOCTL = CALDCO_1MHZ,	0°C to 85°C	3 V	0.975	1	1.025	MHz
		Gating time: 5 ms		3.6 V	0.97	1	1.03	
	8-MHz calibration value D	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ,		2.2 V	7.76	8	8.4	
: CAL(8MHz)			0°C to 85°C	3 V	7.8	8	8.2	MHz
		Gating time: 5 ms		3.6 V	7.6	8	8.24	
		BCSCTL1 = CALBC1 12MHZ,		2.2 V	11.64	12	12.36	
f _{CAL(12MHz)}	12-MHz calibration value	DCOCTL = CALDCO_12MHZ,	0°C to 85°C	3 V	11.64	12	12.36	MHz
		Gating time: 5 ms		3.6 V	11.64	12	12.36	
_		BCSCTL1 = CALBC1_16MHZ,		3 V	15.52	16	16.48	
f _{CAL(16MHz)}	16-MHz calibration value	DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	0°C to 85°C	3.6 V	15	16	16.48	MHz



Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T_A	V _{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance over V _{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
	8-MHz tolerance over V _{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
	12-MHz tolerance over V _{CC}		25°C	2.2 V to 3.6 V	-3	±2	+3	%
	16-MHz tolerance over V _{CC}		25°C	3 V to 3.6 V	-6	±2	+3	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	0.97	1	1.03	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	7.76	8	8.24	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	2.2 V to 3.6 V	11.64	12	12.36	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V to 3.6 V	15	16	16.48	MHz

Calibrated DCO Frequencies - Overall Tolerance

P	ARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
	1-MHz tolerance overall		-40°C to 105°C	1.8 V to 3.6 V	-5	±2	+5	%
	8-MHz tolerance overall		-40°C to 105°C	1.8 V to 3.6 V	-5	±2	+5	%
	12-MHz tolerance overall		-40°C to 105°C	2.2 V to 3.6 V	-5	±2	+5	%
	16-MHz tolerance overall		-40°C to 105°C	3 V to 3.6 V	-6	±3	+6	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	-40°C to 105°C	1.8 V to 3.6 V	0.95	1	1.05	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	-40°C to 105°C	1.8 V to 3.6 V	7.6	8	8.4	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	-40°C to 105°C	2.2 V to 3.6 V	11.4	12	12.6	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	-40°C to 105°C	3 V to 3.6 V	15	16	17	MHz



Typical Characteristics - Calibrated 1-MHz DCO Frequency CALIBRATED 1-MHz FREQUENCY





Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
		BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ			2	
t	DCO clock wake-up time	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ	2.2 V/3 V		1.5	
^t DCO,LPM3/4	DCO clock wake-up time from LPM3/4 ⁽¹⁾	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ			1	μs
		BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V		1	
t _{CPU,LPM3/4}	CPU wake-up time from LPM3/4 ⁽²⁾			1 / f _{MCLK} + t _{Clock,LPM3/4}		

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 13.

DCO With External Resistor Rosc (1)


	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
		DCOR = 1,	2.2 V	1.8		
f _{DCO,ROSC}	DCO output frequency with R _{OSC}	RSELx = 4, DCOx = 3, MODx = 0, $T_A = 25$ °C	3 V	1.95		MHz
D _T	Temperature drift	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V/3 V	±0.1		%/°C
D _V	Drift with V _{CC}	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V/3 V	10		%/V

⁽¹⁾ R_{OSC} = 100 k Ω . Metal film resistor, type 0257, 0.6 W with 1% tolerance and T_{K} = ±50 ppm/°C.

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.



Typical Characteristics - DCO With External Resistor R_{OSC} DCO FREQUENCY DCO FREQUENCY



 $\begin{array}{c} R_{OSC} \\ V_{CC} = 3 \text{ V, T}_{A} = 25^{\circ}\text{C} \\ \hline \\ 10.00 \\ \hline \\ 1.00 \\ \hline \\ 0.01 \\ \hline \\ 10.00 \\ \hline \\ RSELx = 4 \\ \hline \\ 0.01 \\ \hline \\ ROSC - External Resistor - k\Omega \\ \end{array}$

Figure 14.

Figure 15.

DCO FREQUENCY vs

TEMPERATURE V_{CC} = 3 V




Figure 16.

DCO FREQUENCY vs SUPPLY VOLTAGE T_A = 25°C




Figure 17.



Crystal Oscillator LFXT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, $XCAPx = 0$, $LFXT1Sx = 3$	1.8 V to 3.6 V	10000	32768	50000	Hz
04	Oscillation allowance for	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			500		kΩ
OALF	LF crystals	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			200		K12
		XTS = 0, $XCAPx = 0$			1		
0	Integrated effective load	XTS = 0, XCAPx = 1			5.5		~F
$C_{L,eff}$	capacitance, LF mode (2)	XTS = 0, $XCAPx = 2$			8.5	68 50000 00 00 15511	pF
OA _{LF}		XTS = 0, XCAPx = 3			11		
	Duty cycle, LF mode	XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V/3 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽³⁾	$XTS = 0$, $XCAPx = 0$, $LFXT1Sx = 3^{(4)}$	2.2 V/3 V	10		10000	Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the crystal that is used.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
	VII O frequency	-40°C to 85°C	2 2 1/2 1/	4	12	20	1.1.1
™VLO	VLO frequency	105°C	2.2 V/3 V			22	kHz
df _{VLO} /dT	VLO frequency temperature drift ⁽¹⁾		2.2 V/3 V		0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift ⁽²⁾		1.8 V to 3.6 V		4		%/V

- (1) Calculated using the box method:
 - I version: [MAX(-40...85°C) MIN(-40...85°C)]/MIN(-40...85°C)/[85°C (-40°C)]
 - T version: [MAX(-40...105°C) MIN(-40...105°C)]/MIN(-40...105°C)/[105°C (-40°C)]
- (2) Calculated using the box method: [MAX(1.8...3.6 V) MIN(1.8...3.6 V)]/MIN(1.8...3.6 V)/(3.6 V 1.8 V)




Crystal Oscillator LFXT1, High-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{LFXT1,HF0}	LFXT1 oscillator crystal frequency, HF mode 0	XTS = 1, XCAPx = 0, LFXT1Sx = 0	1.8 V to 3.6 V	0.4		1	MHz
f _{LFXT1,HF1}	LFXT1 oscillator crystal frequency, HF mode 1	XTS = 1, XCAPx = 0, LFXT1Sx = 1	1.8 V to 3.6 V	1		4	MHz
			1.8 V to 3.6 V	2		10	
f _{LFXT1,HF2}	LFXT1 oscillator crystal frequency, HF mode 2	XTS = 1, $XCAPx = 0$, $LFXT1Sx = 2$	2.2 V to 3.6 V	2		12	MHz
,	moquemby, in mode 2		3 V to 3.6 V	2		16	
	LFXT1 oscillator logic-level		1.8 V to 3.6 V	0.4		10	
f _{LFXT1,HF,logic}	square-wave input frequency, HF mode	XTS = 1, XCAPx = 0, LFXT1Sx = 3	2.2 V to 3.6 V	0.4		12	MHz
			3 V to 3.6 V	0.4		16	
	Oscillation allowance for HF crystals (see Figure 18 and Figure 19)	$XTS = 1$, $XCAPx = 0$, $LFXT1Sx = 0$, $f_{LFXT1,HF} = 1$ MHz, $C_{L,eff} = 15$ pF			2700		
OA _{HF}		$XTS = 1$, $XCAPx = 0$, $LFXT1Sx = 1$, $f_{LFXT1,HF} = 4$ MHz , $C_{L,eff} = 15$ pF			800		Ω
	riguio roj	$XTS = 1$, $XCAPx = 0$, $LFXT1Sx = 2$, $f_{LFXT1,HF} = 16$ MHz, $C_{L,eff} = 15$ pF			300		
$C_{L,eff}$	Integrated effective load capacitance, HF mode ⁽²⁾	$XTS = 1$, $XCAPx = 0^{(3)}$			1		pF
	Duty guala LIE mada	XTS = 1, XCAPx = 0, Measured at P2.0/ACLK, f _{LFXT1,HF} = 10 MHz	2.2 V/3 V	40	50	60	%
	Duty cycle, HF mode	XTS = 1, XCAPx = 0, Measured at P2.0/ACLK, f _{LFXT1,HF} = 16 MHz	2.2 V/3 V		50	60	70
f _{Fault,HF}	Oscillator fault frequency (4)	$XTS = 1$, $XCAPx = 0$, $LFXT1Sx = 3^{(5)}$	2.2 V/3 V	30		300	kHz

- (1) To improve EMI on the XT2 oscillator the following guidelines should be observed:
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- Measured with logic-level input frequency, but also applies to operation with crystals.





Timer0_A3over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{TA} Timer0_A3 clock frequency	Internal: SMCLK, ACLK	2.2 V			10		
	Timer0_A3 clock frequency	External: TACLK, INCLK Duty cycle = 50% ± 10%	3 V			16	MHz
t _{TA,cap}	Timer0_A3 capture timing	TA0.0, TA0.1, TA0.2	2.2 V/3 V	20			ns

Timer1_A2

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		Internal: SMCLK, ACLK	2.2 V			10	
f _{TB}	Timer1_A2 clock frequency	External: TACLK, INCLK Duty cycle = 50% ± 10%	3 V			16	MHz
t _{TB,cap}	Timer1_A2 capture timing	TA1.0, TA1.1	2.2 V/3 V	20			ns



USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{max,BITCLK}	Maximum BITCLK clock frequency (equals baud rate in MBaud) ⁽¹⁾		2.2 V/3 V	2			MHz
	LIADT receive deglitch time (2)		2.2 V	50	150		20
l _T	UART receive deglitch time (2)		3 V	50	100		ns

⁽¹⁾ The DCO wake-up time must be considered in LPM3/4 for baudrates above 1 MHz.

USCI (SPI Master Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 20 and Figure 21)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
	COMI input data actus tima		2.2 V	110			20
t _{SU,MI}	SOMI input data setup time		3 V	75			ns
	COMI input data hald time		2.2 V	0			20
t _{HD,MI}	SOMI input data hold time		3 V	0			ns
4	SIMO output data valid time	UCLK edge to SIMO valid,	2.2 V			30	
t _{VALID,MO}		C _L = 20 pF	3 V			20	ns

⁽¹⁾ f_{UCxCLK} = 1/2t_{LO/HI} with t_{LO/HI} ≥ max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}). For the slave's parameters t_{SU,SI(Slave)} and t_{VALID,SO(Slave)}, see the SPI parameters of the attached slave.

USCI (SPI Slave Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 22 and Figure 23)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		2.2 V/3 V		50		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		2.2 V/3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		2.2 V/3 V		50		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		2.2 V/3 V		50		ns
	SIMO input data setup time		2.2 V	20			
t _{SU,SI}			3 V	15			ns
	OIMO instanta data haddiina		2.2 V	10			
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
	VALID,SO SOMI output data valid time	UCLK edge to SOMI valid.	2.2 V		75	110	
^I VALID,SO		3 V		50	75	ns	

 $[\]begin{array}{ll} \text{(1)} & f_{\text{UCxCLK}} = 1/2t_{\text{LO/HI}} \text{ with } t_{\text{LO/HI}} \geq \text{max}(t_{\text{VALID,MO}(\text{Master})} + t_{\text{SU,SI}(\text{USCI})}, t_{\text{SU,MI}(\text{Master})} + t_{\text{VALID,SO}(\text{USCI})}). \\ & \text{For the master's parameters } t_{\text{SU,MI}(\text{Master})} \text{ and } t_{\text{VALID,MO}(\text{Master})} \text{ refer to the SPI parameters of the attached slave.} \end{array}$

⁽²⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.






Figure 20. SPI Master Mode, CKPH = 0




Figure 21. SPI Master Mode, CKPH = 1






Figure 22. SPI Slave Mode, CKPH = 0




Figure 23. SPI Slave Mode, CKPH = 1



USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 24)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		2.2 V/3 V	0		400	kHz
	Light times (represented) CTART	f _{SCL} ≤ 100 kHz	0.0.1/0.1/	4			
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2.2 V/3 V	0.6			μs
	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	2.2 V/3 V	4.7			μs
t _{SU,STA}		f _{SCL} > 100 kHz	2.2 V/3 V	0.6			
t _{HD,DAT}	Data hold time		2.2 V/3 V	0			ns
t _{SU,DAT}	Data setup time		2.2 V/3 V	250			ns
t _{SU,STO}	Setup time for STOP		2.2 V/3 V	4			μs
t _{SP}	Pulse width of spikes suppressed by input filter		2.2 V	50	150	600	ns
			3 V	50	100	600	




Figure 24. I2C Mode Timing



Comparator_A+(1)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		CAON 4 CARCEL A CAREE A	2.2 V		25	40	
I _(DD)		CAON = 1, CARSEL = 0, CAREF = 0	3 V		45	60	μA
		CAON = 1, CARSEL = 0, CAREF = 1/2/3,	2.2 V		30	50	
(Refladder/Re	efDiode)	No load at P1.0/CA0 and P1.1/CA1	3 V		45	71	μA
V _{IC}	Common-mode input voltage range	CAON = 1	2.2 V/3 V	0		V _{CC} - 1	٧
V _(Ref025)	Voltage at 0.25 V _{CC} node / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at P1.0/CA0 and P1.1/CA1	2.2 V/3 V	0.23	0.24	0.25	
V _(Ref050)	Voltage at 0.5 V _{CC} node / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at P1.0/CA0 and P1.1/CA1	2.2 V/3 V	0.47	0.48	0.5	
		PCA0 = 1, CARSEL = 1, CAREF = 3,	2.2 V	390	480	540	
V _(RefVT)	See Figure 28 and Figure 29	No load at P1.0/CA0 and P1.1/CA1; $T_A = 85^{\circ}C$	3 V	400	490	550	mV
V _(offset)	Offset voltage (2)		2.2 V/3 V	-30		30	mV
V_{hys}	Input hysteresis	CAON = 1	2.2 V/3 V	0	0.7	1.4	mV
		$T_A = 25$ °C, Overdrive 10 mV,	2.2 V	80	165	300	
t _(response)	Response time	Without filter: CAF = 0 ⁽³⁾ (see Figure 25 and Figure 26)	3 V	70	120	240	ns
	(low-high and high-low)	$T_A = 25$ °C, Overdrive 10 mV,	2.2 V	1.4	1.9	2.8	
		With filter: CAF = 1 ⁽³⁾ (see Figure 25 and Figure 26)	3 V	0.9	1.5	2.2	μs

 ⁽¹⁾ The leakage current for the Comparator_A+ terminals is identical to I_{lkg(Px,y)} specification.
 (2) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.

Response time measured at P2.2/TA0.0/A2/CA4/CAOUT. If the Comparator_A+ is enabled a settling time of 60 ns (typical) is added to the response time.






Figure 25. Comparator_A+ Module Block Diagram




Figure 26. Overdrive Definition






Figure 27. Comparator_A+ Short Resistance Test Condition



Typical Characteristics - Comparator_A+



SHORT RESISTANCE





10-Bit ADC, Power Supply and Input Range Conditions(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT		
V _{CC}	Analog supply voltage	V _{SS} = 0 V			2.2		3.6	V		
V _{Ax}	Analog input voltage range (2)	All Ax terminals, Analog inputs selected in ADC10AE register			0		V _{CC}	V		
		f _{ADC10CLK} = 5 MHz,		2.2 V		0.52	1.05			
I _{ADC10}	ADC10 supply current ⁽³⁾	ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	I: -40°C to 85°C T: -40°C to 105°C	3 V		0.6	1.2	mA		
	Reference supply	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	I: -40°C to 85°C	2.2 V/3 V		0.25	0.4	A		
I _{REF+}	current, reference buffer disabled (4)	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	T: -40°C to 105°C	3 V		0.25	0.4	mA		
	Reference buffer supply	f _{ADC10CLK} = 5 MHz	-40°C to 85°C			1.1	1.4			
I _{REFB,0}	current with ADC10SR = 0 ⁽⁴⁾	ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	105°C	2.2 V/3 V			1.8	mA		
	Reference buffer supply	f _{ADC10CLK} = 5 MHz,	-40°C to 85°C			0.5	0.7			
I _{REFB,1}	current with ADC10SR = 1 (4)	ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	105°C	2.2 V/3 V	2.2 V/3 V	2.2 V/3 V			0.8	mA
Cı	Input capacitance	Only one terminal Ax selected at a time	I: -40°C to 85°C T: -40°C to 105°C				27	pF		
R _I	Input MUX ON resistance	$0 \text{ V} \leq V_{Ax} \leq V_{CC}$	I: -40°C to 85°C T: -40°C to 105°C	2.2 V/3 V			2000	Ω		

The leakage current is defined in the leakage current table with Px.x/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference. The reference voltage must be allowed to settle before an A/D conversion is started.



10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

F	PARAMETER	TEST CONDITI	IONS	V _{cc}	MIN	TYP	MAX	UNIT
	Positive built-in	$I_{VREF+} \le 1 \text{ mA}, REF2_5V = 0$			2.2			
$V_{CC,REF+}$	reference analog	I _{VREF+} ≤ 0.5 mA, REF2_5V =	1		2.8			V
	supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1			2.9			
.,	Positive built-in	$I_{VREF+} \le I_{VREF+} max, REF2_5V = 0$		2.2 V/3 V	1.41	1.5	1.59	.,
V_{REF+}	reference voltage	I _{VREF+} ≤ I _{VREF+} max, REF2_5	V = 1	3 V	2.35	2.5	2.65	V
	Maximum V _{REF+}			2.2 V			±0.5	^
I _{LD,VREF+}	load current			3 V			±1	mA
V _{REF+} load regulation		I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0. REF2_5V = 0	75 V,	2.2 V/3 V			±2	1.00
		I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 1. REF2_5V = 1	25 V,	3 V			±2	LSB
	V _{REF+} load	$I_{VREF+} = 100 \mu A \text{ to } 900 \mu A,$	ADC10SR = 0				400	
	regulation response	V _{Ax} ≈ 0.5 x V _{REF+} , Error of conversion result ≤1 LSB	ADC10SR = 1	3 V			2000	ns
C _{VREF+}	Maximum capacitance at pin V _{REF+} ⁽¹⁾	I _{VREF+} ≤ ±1 mA, REFON = 1,	REFOUT = 1	2.2 V/3 V			100	pF
TC	Temperature	I _{VREF+} = constant with	-40°C to 85°C	2.2 V/3 V			±100	ppm/°C
TC _{REF+}	coefficient	$0 \text{ mA} \le I_{\text{VREF+}} \le 1 \text{ mA}^{(2)}$	-40°C to 105°C	2.2 V/3 V			±110	ррпі/ С
t _{REFON}	Settling time of internal reference voltage (3)	I _{VREF+} = 0.5 mA, REF2_5V = REFON = 0 to 1	0,	3.6 V			30	μs
		$I_{VREF+} = 0.5 \text{ mA},$	ADC10SR = 0				1	
	Settling time of	REF2_5V = 0, REFON = 1, REFBURST = 1	ADC10SR = 1	2.2 V			2.5	
REFBURST	reference buffer ⁽³⁾ I _{VREF+} = 0.5 mA, REF2_5V = 1,	ADC10SR = 0				2	μs	
1		REFON = 1,	ADC10SR = 1	3 V			4.5	

⁽¹⁾ The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/V_{REF+}/V_{eREF+} (REFOUT = 1), must be limited; otherwise, the reference buffer may become unstable.

Calculated using the box method: $((MAX(V_{REF}(T)) - MIN(V_{REF}(T))) / MIN(V_{REF}(T)) / (T_{MAX} - T_{MIN})$ The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ± 0.5 LSB.



10-Bit ADC, External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
V	Positive external reference input voltage range (2)	V _{eREF+} > V _{eREF-} , SREF1 = 1, SREF0 = 0		1.4	V _{CC}	
V _{eREF+}		$V_{eREF-} \le V_{eREF+} \le (V_{CC} - 0.15 \text{ V}),$ $SREF1 = 1, SREF0 = 1^{(3)}$		1.4	3	V
V _{eREF} -	Negative external reference input voltage range ⁽⁴⁾	V _{eREF+} > V _{eREF-}		0	1.2	V
ΔV_{eREF}	Differential external reference input voltage range ΔV _{eREF} = V _{eREF+} - V _{eREF-}	V _{eREF+} > V _{eREF-} ⁽⁵⁾		1.4	V _{cc}	V
	Ctatic input aureant into V	$0 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{CC}},$ SREF1 = 1, SREF0 = 0	2.2 V/3 V		±1	
I _{VeREF+}	Static input current into V _{eREF+}	$0 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = $1^{(3)}$	2.2 V/3 V		0	μA
I _{VeREF-}	Static input current into V _{eREF} -	0 V ≤ V _{eREF-} ≤ V _{CC}	2.2 V/3 V		±1	μA

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		Vcc	MIN	TYP MA	X UNIT
£	ADC10 input clock	For specified performance of	ADC10SR = 0	2.2 V/3 V	0.45	6	3 MHz
f _{ADC10CLK}	frequency	ADC10 linearity parameters	ADC10SR = 1	2.2 V/3 V	0.45	1	5
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELx = 0, ADC10CLK = fADC10OSC		2.2 V/3 V	3.7	6	3 MHz
t	Conversion time	ADC10 built-in oscillator, ADC10S $f_{ADC10CLK} = f_{ADC10OSC}$	SELx = 0,	2.2 V/3 V	2.06	3.5	
^t CONVERT		$f_{ADC10CLK}$ from ACLK, MCLK or SN ADC10SSELx $\neq 0$	MCLK,		13 × ADC10DIVx × 1 / f _{ADC10CLK}		μs
t _{ADC10ON}	Turn on settling time of the ADC	See ⁽¹⁾				10	0 ns

⁽¹⁾ The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.



10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
E _I	Integral linearity error		2.2 V/3 V		±1	LSB
E _D	Differential linearity error		2.2 V/3 V		±1	LSB
Eo	Offset error	Source impedance R_S < 100 Ω	2.2 V/3 V		±1	LSB
E _G		SREFx = 010, unbuffered external reference, $V_{eREF+} = 1.5 \text{ V}$	2.2 V	±1.1	±2	
	Gain error	SREFx = 010, unbuffered external reference, V _{eREF+} = 2.5 V	±1.1	±2	LSB	
	Gain entit	SREFx = 011, buffered external reference ⁽¹⁾ , $V_{eREF+} = 1.5 \text{ V}$	2.2 V	±1.1	±4	LOD
		SREFx = 011, buffered external reference ⁽¹⁾ , $V_{eREF+} = 2.5 \text{ V}$	3 V	±1.1	±3	
		SREFx = 010, unbuffered external reference, V _{eREF+} = 1.5 V	2.2 V	±2	±5	
_	Total was divisted assess	SREFx = 010, unbuffered external reference, $V_{eREF+} = 2.5 \text{ V}$	3 V	±2	±5	LOD
E _T	Total unadjusted error	SREFx = 011, buffered external reference ⁽¹⁾ , V _{eREF+} = 1.5 V	2.2 V	±2	±7	LSB
		SREFx = 011, buffered external reference ⁽¹⁾ , V _{eREF+} = 2.5 V	3 V	±2	±6	

⁽¹⁾ The reference buffer offset adds to the gain and total unadjusted error.

10-Bit ADC, Temperature Sensor and Built-In V_{MID} (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
1	Temperature sensor supply	REFON = 0, INCHx = 0Ah,	2.2 V		40	120	
ISENSOR	current ⁽¹⁾	ADC10ON = 1, $T_A = 25^{\circ}C$	3 V		60	160	μΑ
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah ⁽²⁾	2.2 V/3 V		3.55		mV/°C
V _{Offset,Sensor}	Sensor offset voltage	ADC10ON = 1, INCHx = 0Ah ⁽²⁾		-100		+100	mV
V _{SENSOR}		Temperature sensor voltage at T _A = 105°C (T version only)		1265	1365	1465	
	Sensor output voltage ⁽³⁾	Temperature sensor voltage at $T_A = 85^{\circ}C$	2.2 V/3 V	1195	1295	1395	+
		Temperature sensor voltage at $T_A = 25^{\circ}C$		985	1085	1185	
		Temperature sensor voltage at $T_A = 0$ °C		895	995	1095	
t _{SENSOR(sample)}	Sample time required if channel 10 is selected (4)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V/3 V	30			μs
	Current into divider at	ADCAGON A INCLES OF	2.2 V			N/A ⁽⁴⁾	
I _{VMID}	channel 11 (4)	ADC10ON = 1, INCHx = 0Bh	3 V			N/A ⁽⁴⁾	μΑ
V	V divider et ebennel 11	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1.06	1.1	1.14	V
V _{MID}	V _{CC} divider at channel 11	$V_{MID} \approx 0.5 \times V_{CC}$	3 V	1.46	1.5	1.54	
	Sample time required if	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1400			
t _{VMID} (sample)	channel 11 is selected (5)	Error of conversion result ≤ 1 LSB	3 V	1220			ns

⁽¹⁾ The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

The following formula can be used to calculate the temperature sensor output voltage:
$$\begin{split} &V_{Sensor,typ} = TC_{Sensor} \left(\begin{array}{c} 273 + T \left[^{\circ}C \right] \right) + V_{Offset,sensor} \left[mV \right] \text{ or } \\ &V_{Sensor,typ} = TC_{Sensor} T \left[^{\circ}C \right] + V_{Sensor} (T_{A} = 0 ^{\circ}C) \left[mV \right] \\ &Results \text{ based on characterization and/or production test, not } TC_{Sensor} \text{ or } V_{Offset,sensor} \\ &No \text{ additional current is needed. The } V_{MID} \text{ is used during sampling.} \end{split}$$

- The on time, t_{VMID(on)}, is included in the sampling time, t_{VMID(sample)}; no additional on time is needed.



Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC} (PGM/ERASE)	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V/3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V/3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V/3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C		100			years
t _{Word}	Word or byte program time	See (2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	See (2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	See ⁽²⁾			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	See (2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	See (2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	See (2)			4819		t _{FTG}

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
$V_{(RAMh)}$	RAM retention supply voltage ⁽¹⁾	CPU halted	1.6	V

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

⁽²⁾ These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).



JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency		2.2 V/3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length		2.2 V/3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)		2.2 V/3 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time		2.2 V/3 V	15		100	μs
4	TCV input fraguency(2)		2.2 V	0		5	MHz
f _{TCK}	TCK input frequency ⁽²⁾		3 V	0		10	MHz
R _{Internal}	Internal pulldown resistance on TEST		2.2 V/3 V	25	60	90	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	$T_A = 25^{\circ}C$	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	٧
I_{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

⁽¹⁾ Once the fuse is blown, no further access to the JTAG/Test and emulation features is possible, and the JTAG block is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



APPLICATION INFORMATION

Port P1 Pin Schematic: P1.0, Input/Output With Schmitt Trigger




Table 18. Port P1 (P1.0) Pin Functions

DIN NAME (D1 v)		FUNCTION	CON	TROL BITS / SIGNALS		
PIN NAME (P1.x)	Х	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	
		P1.0 (I/O)	I: 0, O: 1	0	0	
P1.0/TACLK/	0	Timer0_A3.TACLK, Timer1_A2.TACLK	0	1	0	
ADC10CLK/CAOUT	Ü	ADC10CLK	1	1	0	
		CAOUT	1	1	1	



Port P1 Pin Schematic: P1.1 to P1.3, Input/Output With Schmitt Trigger




Table 19. Port P1 (P1.1 to P1.3) Pin Functions

DIN NAME (D4 ×)		FUNCTION	CON	TROL BITS / SIG	NALS
PIN NAME (P1.x)		FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x
		P1.1 (I/O)	I: 0; O: 1	0	0
P1.1/TA0.0/TA1.0	1	Timer0_A3.CCl0A, Timer1_A2.CCl0A	0	1	0
		Timer0_A3.TA0	1	1	0
		P1.2 (I/O)	I: 0; O: 1	0	0
P1.2/TA0.1	2	Timer0_A3.CCI1A	0	1	0
		Timer0_A3.TA1	1	1	0
		P1.3 (I/O)	I: 0; O: 1	0	0
P1.3/TA0.2	3	Timer0_A3.CCI2A	0	1	0
		Timer0_A3.TA2	1	1	0



Port P1 Pin Schematic: P1.4




Table 20. Port P1 (P1.4) Pin Functions

			CONT	TROL BITS / SIGNALS ⁽¹⁾			
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x P1SEL2.x=0	JTAG Mode		
P1.4/SMCLK/TCK 4		P1.4 (I/O)	I: 0; O: 1	0	0		
	4	SMCLK	1	1	0		
		TCK ⁽²⁾	X	X	1		

⁽¹⁾ X = Don't care

⁽²⁾ In JTAG mode, the internal pullup/pulldown resistors are disabled.



Port P1 Pin Schematic: P1.5 to P1.7




Table 21. Port P1 (P1.5 to P1.7) Pin Functions

			CONT	ROL BITS / SIGN	ALS ⁽¹⁾
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x P1SEL2.x=0	JTAG Mode
		P1.5 (I/O)	I: 0; O: 1	0	0
P1.5/TA0.0/TMS	5	Timer0_A3.TA0	1	1	0
		TMS ⁽²⁾	X	X	1
		P1.6 (I/O)	I: 0; O: 1	0	0
P1.6/TA0.1/TDI/TCLK	6	Timer0_A3.TA1	1	1	0
		TDI/TCLK ⁽²⁾	X	Х	1
		P1.6 (I/O)	I: 0; O: 1	0	0
P1.7/TA0.2/TDO/TDI	7	Timer0_A3.TA2	1	1	0
		TDO/TDI ⁽²⁾	X	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ In JTAG mode, the internal pullup/pulldown resistors are disabled.



Port P2 Pin Schematic: P2.0 and P2.1, Input/Output With Schmitt Trigger




Table 22. Port P2 (P2.0 and P2.1) Pin Functions

				CONTROL BIT	S / SIGNALS ⁽¹⁾	
PIN NAME (P2.x)	x	FUNCTION	ADC10AE0.y	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x = 0
P2.0/ACLK/A0/CA2 0		P2.0 (I/O)	0	0	I: 0; O: 1	0
	0	ACLK	0	0	1	1
	U	A0	1	0	Х	X
		CA2	0	1	Х	X
		P2.1 (I/O)	0	0	I: 0; O: 1	0
		Timer0_A3.TAINCLK, Timer1_A2.TAINCLK	0	0	0	1
P2.1/TAINCLK/ SMCLK/A1/CA3	1	SMCLK	0	0	1	1
		A1	1	0	X	X
		CA3	0	1	Х	Х



Port P2 Pin Schematic: P2.2, Input/Output With Schmitt Trigger




Table 23. Port P2 (P2.2) Pin Functions

PIN NAME (P2.x)		FUNCTION		CONT	ROL BITS / SIGN	IALS ⁽¹⁾				
	X	FUNCTION	ADC10AE0.x	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x				
	2	P2.0 (I/O)	0	0	I: 0; O: 1	0	0			
		Timer0_A3.TA0	0	0	1	1	0			
P2.2/TA0.0/A2/CA4/CAOUT		Timer0_A3.CCI0B	0	0	0	1	0			
P2.2/1AU.U/A2/CA4/CAUU1		A2	1	0	Х	Х	Х			
		CA4	0	1	X	X	X			
		CAOUT	0	0	1	1	1			



Port P2 Pin Schematic: P2.3 and P2.4, Input/Output With Schmitt Trigger




Table 24. Port P2 (P2.3 and P2.4) Pin Functions

				CONTROL BIT	S / SIGNALS ⁽¹⁾				
PIN NAME (P2.x)	x	FUNCTION	ADC10AE0.y	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x = 0			
		P2.3 (I/O)	0	0	I: 0; O: 1	0			
P2.3/TA0.1/A3/		Timer0_A3.TA1	0	0	1	1			
V _{REF} /Ve _{REF} /CA0	3	A3/V _{REF} _/Ve _{REF} _	1	0	Х	Х			
		CA0	0	1	Х	Х			



Table 24. Port P2 (P2.3 and P2.4) Pin Functions (continued)

				CONTROL BITS / SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	x	FUNCTION	ADC10AE0.y	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x = 0	
	4	P2.4 (I/O)	0	0	I: 0; O: 1	0	
P2.4/TA0.2/A4/		Timer0_A3.TA2	0	0	1	1	
V _{REF+} /Ve _{REF+} /CA1		A4/V _{REF+} /Ve _{REF+}	1	0	Х	Х	
		CA1	0	1	Х	Х	



Port P2 Pin Schematic: P2.5, Input/Output With Schmitt Trigger




Table 25. Port P2 (P2.5) Pin Functions

				CONTROL BIT	S / SIGNALS ⁽¹⁾				
PIN NAME (P2.x)	х	FUNCTION	CAPD.5	DCOR	P2DIR.5	P2SEL.5 P2SEL2.x = 0			
		P2.5 (I/O)	0	0	I: 0, O: 1	0			
D0.5/D /0.45	_	Rosc	0	1	Х	Х			
P2.5/R _{OSC} /CA5	5	DVSS	0	0	1	1			
		CA5 ⁽²⁾	1	0	X	Х			

⁽¹⁾ X = Don't care

⁽²⁾ Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




Table 26. Port P2 (P2.6) Pin Functions

			CONT	ROL BITS / SIGN	ROL BITS / SIGNALS ⁽¹⁾	
PIN NAME (P2.x)	х	FUNCTION	CAPD.6	P2DIR.6	P2SEL.6 P2SEL2.x = 0	
P2.6/XIN/CA6	6	P2.6 (I/O)	0	I: 0; O: 1	0	
		XIN (default)	X	1	1	
		CA6 ⁽²⁾	1	Х	0	

⁽¹⁾ X = Don't care

⁽²⁾ Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




Table 27. Port P2 (P2.7) Pin Functions

			CONT	CONTROL BITS / SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	х	FUNCTION	CAPD.7	P2DIR.7	P2SEL.7 P2SEL2.x = 0		
P2.7/XOUT/CA7 7		P2.7 (I/O)	0	I: 0, O: 1	0		
	7	XOUT (default)	X	1	1		
		CA7 ⁽²⁾	1	X	0		

⁽¹⁾ X = Don't care

⁽²⁾ Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



Port P3 Pin Schematic: P3.0, Input/Output With Schmitt Trigger




Table 28. Port P3 (P3.0) Pin Functions

			CONT	CONTROL BITS / SIGNALS ⁽¹⁾			
PIN NAME (P3.x)	x	FUNCTION	ADC10AE0.y	P3DIR.x	P3SEL.x P3SEL2.x = 0		
	0	P3.0 (I/O)	0	I: 0; O: 1	0		
P3.0/UCB0STE/ UCA0CLK/A5		UCB0STE/UCA0CLK ⁽²⁾	0	Х	1		
		A5 ⁽²⁾	1	Х	Х		

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.



Port P3 Pin Schematic: P3.1 to P3.5, Input/Output With Schmitt Trigger




Table 29. Port P3 (P3.1 to P3.5) Pin Functions

DIN NAME (DO)		FUNCTION	CONTROL BIT	S / SIGNALS ⁽¹⁾
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x
P3.1/UCB0SIMO/		P3.1 (I/O)	I: 0; O: 1	0
UCB0SDA	1	UCB0SIMO/UCB0SDA ⁽²⁾⁽³⁾	X	1
P3.2/UCB0SOMI/	0	P3.2 (I/O)	I: 0; O: 1	0
UCB0SCL	2	UCB0SOMI/UCB0SCL ⁽²⁾⁽³⁾	X	1
P3.3/UCB0CLK/		P3.3 (I/O)	I: 0; O: 1	0
UCA0STE	3	UCB0CLK/UCA0STE ⁽²⁾	X	1
P3.4/UCA0TXD/	4	P3.4 (I/O)	I: 0; O: 1	0
UCA0SIMO	4	UCA0TXD/UCA0SIMO ⁽²⁾	X	1
P3.5/UCA0RXD/	_	P3.5 (I/O)	I: 0; O: 1	0
UCA0SOMI	5	UCA0RXD/UCA0SOMI(2)	X	1

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.



Port P3 Pin Schematic: P3.6 and P3.7, Input/Output With Schmitt Trigger




Table 30. Port P3 (P3.6 and P3.7) Pin Functions

DIN NAME (D2 v)		FUNCTION	CONT	CONTROL BITS / SIGNALS ⁽¹⁾				
PIN NAME (P3.x)	Х	FUNCTION	ADC10AE0.y	P3DIR.x	P3SEL.x			
		P3.6 (I/O)	0	I: 0; O: 1	0			
P3.6/TA1.0/A6	6	Timer1_A2.TA0	0	1	1			
P3.6/TAT.U/A6	O	Timer1_A2.CCI0B	0	0	1			
		A6	1	Χ	X			
		P3.7 (I/O)	0	I: 0; O: 1	0			
P3.7/TA1.1/A7	7	Timer1_A2.TA1	0	1	1			
P3.7/TAT.1/A7	,	Timer1_A2.CCI1A	0	0	1			
		A7	1	Χ	X			



JTAG Fuse Check Mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is again taken low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current flows only when the fuse check mode is active and the TMS pin is in a low state (see Figure 31). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 31. Fuse Check Mode Current

NOTE

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the Bootstrap Loader section for more information.



REVISION HISTORY

LITERATURE NUMBER	SUMMARY
SLAS578	Product Preview data sheet release
SLAS578A	Production Data data sheet release
SLAS578B	Corrected timer pin names throughout: TA0_0 changed to TA0.0, TA0_1 changed to TA1.0, TA1_0 changed to TA0.1, TA2_0 changed to TA0.2, TA1_1 changed to TA1.1
	Added development tool information (page 2).
SLAS578C	Corrected TAG_ADC10_1 value from 0x10 to 0x08 (page 14).
SLAS5/8C	Corrected all address offsets in Labels Used By The ADC Calibration Tags table (page 14).
	Changed JTAG fuse check mode section (page 73).
	Corrected parametric values in active mode supply current (into V _{CC}) excluding external current table (page 20).
SLAS578D	Corrected parametric values and temperature ranges in low-power mode supply currents (into V _{CC}) excluding external current table (page 22).
SLAS578E	Corrected TAx.y pin names on RHB pinout drawing (page 3).
	Changed TDI/TCLK to TEST in Note 2 of absolute maximum ratings table (page 19).
SLAS578F	Changed lower limit of Storage temperature, Programmed device from -40°C to -55°C in absolute maximum ratings table (page 19).
	In the Labels Used By The ADC Calibration Tags table, changed the Address Offset of CAL_ADC_15T30 from 0x0006 to 0x0008 and the Address Offset of CAL_ADC_15VREF_FACTOR from 0x0005 to 0x0006 (page 14).
	Changed TDI/TCLK to TEST in the Parameter description for I _{FB} in the JTAG fuse table (page 52).
	Updated Port P1 pin schematic: P1.0, input/output with Schmitt trigger (page 53).
	Updated Port P1 pin schematic: P1.1 to P1.3, input/output with Schmitt trigger (page 54).
	Updated Port P1 (P1.1 to P1.3) pin functions table (page 54).
SLAS578G	Removed Timer0_A3.CCU0B row from Port P1 (P1.5 to P1.7) pin functions table (page 56).
	Updated Port P3 pin schematic: P3.1 to P3.5, input/output with Schmitt trigger (page 69).
	Removed P3SEL2.x = 0 from Port P3 (P3.1 to P3.5) pin functions table header row (page 69).
	Removed P3SEL2 = 0 from Port P3 (P3.6 and P3.7) pin functions table header row (page 70).
	Removed JTAG pins: TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt trigger (page 71).
	Updated JTAG fuse check mode section (page 72).
SLAS578H	Corrected schematic drawings for Port 1 and Port 2 (pages 54, 55, 56, 59, 61)
SLASS/6H	Add information for RTV package options
SLAS578I	Changed Storage temperature range limit in Absolute Maximum Ratings
SLAS578J	Changed note (4) on 10-Bit ADC, Power Supply and Input Range Conditions.





1-Nov-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F2112IPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F2112	Samples
MSP430F2112IPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F2112	Samples
MSP430F2112IRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2112	Samples
MSP430F2112IRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2112	Samples
MSP430F2112IRTVR	ACTIVE	WQFN	RTV	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2112	Samples
MSP430F2112TPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	430F2112T	Samples
MSP430F2112TPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	430F2112T	Samples
MSP430F2112TRHB	PREVIEW	VQFN	RHB	32		TBD	Call TI	Call TI	-40 to 105		
MSP430F2112TRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2112T	Samples
MSP430F2112TRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2112T	Samples
MSP430F2112TRTVR	ACTIVE	WQFN	RTV	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2112T	Samples
MSP430F2112TRTVT	PREVIEW	WQFN	RTV	32		TBD	Call TI	Call TI	-40 to 105	MSP430 F2112T	
MSP430F2122IPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F2122	Samples
MSP430F2122IPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F2122	Samples
MSP430F2122IRHB	PREVIEW	VQFN	RHB	32		TBD	Call TI	Call TI	-40 to 85		
MSP430F2122IRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2122	Samples
MSP430F2122IRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2122	Samples
MSP430F2122IRTVR	ACTIVE	WQFN	RTV	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2122	Samples



www.ti.com

1-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
MSP430F2122TPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	430F2122T	Sample
MSP430F2122TPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	430F2122T	Sample
MSP430F2122TRHB	PREVIEW	VQFN	RHB	32		TBD	Call TI	Call TI	-40 to 105		
MSP430F2122TRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2122T	Sample
MSP430F2122TRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2122T	Sample
MSP430F2122TRTVR	ACTIVE	WQFN	RTV	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2122T	Sample
MSP430F2122TRTVT	ACTIVE	WQFN	RTV	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2122T	Sample
MSP430F2132IPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F2132	Sampl
MSP430F2132IPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F2132	Sampl
MSP430F2132IRHB	OBSOLETE	VQFN	RHB	32		TBD	Call TI	Call TI	-40 to 85		
MSP430F2132IRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2132	Sampl
MSP430F2132IRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2132	Sampl
MSP430F2132IRTV	OBSOLETE	WQFN	RTV	32		TBD	Call TI	Call TI	-40 to 85		
MSP430F2132IRTVR	ACTIVE	WQFN	RTV	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2132	Sampl
MSP430F2132IRTVT	ACTIVE	WQFN	RTV	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 F2132	Sampl
MSP430F2132TPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	430F2132T	Sampl
MSP430F2132TPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	430F2132T	Samp
MSP430F2132TRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR -40 to 10		MSP430 F2132T	Samp
MSP430F2132TRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR -40 to 10		MSP430 F2132T	Samp
MSP430F2132TRTV	OBSOLETE	WQFN	RTV	32		TBD	Call TI	Call TI	-40 to 105		



PACKAGE OPTION ADDENDUM

1-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F2132TRTVR	ACTIVE	WQFN	RTV	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2132T	Samples
MSP430F2132TRTVT	ACTIVE	WQFN	RTV	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	MSP430 F2132T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

1-Nov-2015

OTHER QUALIFIED VERSIONS OF MSP430F2132:

● Enhanced Product: MSP430F2132-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-May-2016


TAPE AND REEL INFORMATION



TAPE DIMENSIONS \oplus \oplus \oplus Ф Cavity -→ A0 ←

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2112IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2112IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2112IRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2112TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2112TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2112TRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2122IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2122IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2122IRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2122TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2122TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2122TRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2122TRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2132IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2132IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2132IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2132IRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2132IRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-May-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2132TRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2132TRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430F2132TRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2132TRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2112IRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2112IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F2112IRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
MSP430F2112TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2112TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F2112TRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
MSP430F2122IRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2122IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F2122IRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
MSP430F2122TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2122TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F2122TRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
MSP430F2122TRTVT	WQFN	RTV	32	250	210.0	185.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 5-May-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2132IRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2132IRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2132IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F2132IRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
MSP430F2132IRTVT	WQFN	RTV	32	250	210.0	185.0	35.0
MSP430F2132TRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430F2132TRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430F2132TRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
MSP430F2132TRTVT	WQFN	RTV	32	250	210.0	185.0	35.0

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters



RHB (S-PVQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RTV (S-PWQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206250-2/Q 05/15

NOTE: All linear dimensions are in millimeters



RTV (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>