

CNTFET SRAM Cell

Pramod
Srinivasan

Overview
Motivation
Ternary Logic
STI
Ternary
SRAM Cell
Simulation
Setup
Transient
Response
Simulation
Results
Conclusion

Performance Evaluation of a Novel Ternary CNTFET SRAM Cell

Pramod Srinivasan

BITS-Pilani

29 January 2015
Shillong

Overview

**CNTFET
SRAM Cell**

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- ➊ Overview
- ➋ Motivation
- ➌ Ternary Logic
- ➍ STI
- ➎ Ternary SRAM Cell
- ➏ Simulation Setup
- ➐ Transient Response
- ➑ Simulation Results
- ➒ Conclusion

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -**100GHz**

Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -**100GHz**

Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -100GHz

Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations - **100GHz**

Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Emerging Nanotechnologies - Post-CMOS Alternatives

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations - **100GHz**

Critical Challenges in nanoscale

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations

Heralding the Post-CMOS Era

**CNTFET
SRAM Cell**

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion


BBC Science, September 2013

First computer made of carbon nanotubes is unveiled at Stanford




IEEE Spectrum, Jan 2014

Nanotubes Could Solve Overheating Problem for Next-Gen Computer Chips



PhysicsWorld, Mar 2013

Nanotube transistors detect cancer biomarkers



Ternary Logic with CNTFETs

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits

Best way of designing is **multiple-threshold method** which can be achieved by utilizing **different diameters of Nanotubes**

Ternary Logic with CNTFETs

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits

Best way of designing is **multiple-threshold method** which can be achieved by utilizing **different diameters of Nanotubes**

Ternary Logic with CNTFETs

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits

Best way of designing is **multiple-threshold method** which can be achieved by utilizing **different diameters of Nanotubes**

Ternary Logic with CNTFETs

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits

Best way of designing is **multiple-threshold method** which can be achieved by utilizing **different diameters of Nanotubes**

Ternary Logic with CNTFETs

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits

Best way of designing is **multiple-threshold method** which can be achieved by utilizing **different diameters of Nanotubes**

Standard Ternary Inverter

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion

Key Statement

Improved performance of the inverter of a memory cell leads to **increased performance** of the whole ternary system



- Primary Building Block for MVL
- Multiple power supplies
- $VDD = 0.9 \text{ V}$ and $VDD = 0.45 \text{ V}$
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : $VDD/2$

Standard Ternary Inverter

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion

Key Statement

Improved performance of the inverter of a memory cell leads to **increased performance** of the whole ternary system



- Primary Building Block for MVL
- Multiple power supplies
- $VDD = 0.9 \text{ V}$ and $VDD = 0.45 \text{ V}$
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : $VDD/2$

Standard Ternary Inverter

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion

Key Statement

Improved performance of the inverter of a memory cell leads to **increased performance** of the whole ternary system



- Primary Building Block for MVL
- Multiple power supplies
- $VDD = 0.9\text{ V}$ and $VDD = 0.45\text{ V}$
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : $VDD/2$

Standard Ternary Inverter

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion

Key Statement

Improved performance of the inverter of a memory cell leads to **increased performance** of the whole ternary system



- Primary Building Block for MVL
- Multiple power supplies
- $VDD = 0.9\text{ V}$ and $VDD = 0.45\text{ V}$
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : $VDD/2$

Standard Ternary Inverter

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion

Key Statement

Improved performance of the inverter of a memory cell leads to **increased performance** of the whole ternary system



- Primary Building Block for MVL
- Multiple power supplies
- $VDD = 0.9\text{ V}$ and $VDD = 0.45\text{ V}$
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : $VDD/2$

Standard Ternary Inverter

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup


Transient
Response

Simulation
Results

Conclusion

Key Statement

Improved performance of the inverter of a memory cell leads to **increased performance** of the whole ternary system



- Primary Building Block for MVL
- Multiple power supplies
- $VDD = 0.9 \text{ V}$ and $VDD = 0.45 \text{ V}$
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : $VDD/2$

Characteristics of Ternary SRAM Cell

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


**Ternary
SRAM Cell**

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion







Conclusion



Characteristics of Ternary SRAM Cell

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


**Ternary
SRAM Cell**

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Characteristics of Ternary SRAM Cell

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


**Ternary
SRAM Cell**

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Simulation Environment Setup

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

**Simulation
Setup**

Transient
Response

Simulation
Results

Conclusion

- Evaluation is done using Synopsis's HSPICE simulator with 32nm Stanford CNTFET model which includes a number of practical non idealities
- All the designs are simulated at room temperature, 250 MHz operating frequency, 0.9V power supply voltage with output load capacitor of 2.1fF

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion




Figure: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Read and Write Operations

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Read Transient Simulation Result

Simulation Results(contd)

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Comparison of Write Simulation Results

Simulation Results(contd)

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

**Simulation
Results**

Conclusion




Figur: Comparison of Read Simulation Results



- CNT Diameter has strongest impact.
- Monte Carlo simulations to assess the process variations

- CNT Diameter has strongest impact.



Static Noise Margin

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell



Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- CNT Diameter has strongest impact.
- Monte Carlo simulations to assess the process variations



Static Noise Margin

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell



Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- CNT Diameter has strongest impact.
- Monte Carlo simulations to assess the process variations



Simulation Results(contd)

CNTFET
SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI


Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion



Figur: Static Noise Margin Butterfly Curve under various process variations

Performance Evaluation Parameters

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

- Cell design using multi-threshold method leveraging the unique characteristics of the CNTFET.
- Proposed memory cell design has one of the lowest number of transistors
- HSPICE simulations have demonstrated the correct functionality with **less area** and **high speed**.
- The SRAM cell outperforms the design proposed in [1] in write and read operations

Thank you

CNTFET SRAM Cell

Pramod
Srinivasan

Overview

Motivation

Ternary Logic

STI

Ternary
SRAM Cell

Simulation
Setup

Transient
Response

Simulation
Results

Conclusion

References

- ① Lin S., Kim Y.B., Lombardi F. : 'Design of a CNTFET based SRAM cell by dual-chirality selection', *IEEE Trans. Nanotechnology*, 2010, 9,(1), pp. 30-37.
- ② K. You, K. Nepal, Design of a ternary static memory cell using carbon nanotube-based transistors, *Published in Micro & Nano Letters*; 4th April 2011.