

EDCAV-2015, January 29-30 2015

CNTFET SRAM Cell

Pramod Srinivasa

Overviev

Motivation

Ternary Logic

STI

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results

Conclusion

Performance Evaluation of a Novel Ternary CNTFET SRAM Cell

Pramod Srinivasan

BITS-Pilani

29 January 2015 Shillong



Overview

CNTFET SRAM Cell

Sriniva

Overview

Motivatio

Ternary Logic

Ternary

SRAM Cel

Simulation Setup

Transient Response

Simulation Results

Conclusio

Overview

- 2 Motivation
- 3 Ternary Logic
- 4 STI
- **5** Ternary SRAM Cell
- 6 Simulation Setup
- Transient Response
- 8 Simulation Results
- Onclusion



CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivation

Ternary Logic

, ,


Ternary SRAM Cel

Simulation Setup

Transient Response

Simulatio Results

onclusion



- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivation

Ternary Logic

. ------


Ternary SRAM Cel

Simulation Setup

Transient Response

Simulatio Results

onclusion



- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell

Pramod Sriniyasaı

Overvie

Motivation

Ternary Logic

CTI


Ternary SRAM Cel

Simulation Setup

Transient Response

Simulatio Results

onclusion



- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivation

Ternary Logic


Ternary SRAM Cel

Simulation Setup

Transient Response

Simulatio Results

onclusion



- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell Pramod

Sriniva

Overviev

Motivation

Ternary Logic

Ternary

Simulation Setup

Transient Response

Simulation Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -100GHz

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell Pramod

Sriniva

Overviev

Motivation

Ternary Logic

Ternary

Simulation

Transient Response

Simulation Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -100GHz

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell Pramod

Overview

Motivation

Ternary Logic

STI

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results

Conclusion

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -100GHz

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



CNTFET SRAM Cell

Pramod

Motivation

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -100GHz



CNTFET SRAM Cell

Pramod

Motivation

CNTFET as the best alternative to CMOS

- Faster switching speeds and low power
- Bistability gives well defined on and off states
- P and N type CNTFETs of same size having same mobility
- Ballistic Nature suitable for high frequency operations -100GHz

- Variations in I-V characteristics
- Reduced gate control
- Larger process variations



Heralding the Post-CMOS Era

CNTFET SRAM Cell

Pramod

Overviev

Motivation

Ternary Logic

Ternary

Simulation Setup

Transient Response

Simulation Results

Conclusi

BBC Science, September 2013

First computer made of carbon nanotubes is unveiled at Stanford




Nanotubes Could Solve Overheating Problem for Next-Gen Computer Chips

PhysicsWorld, Mar 2013

Nanotube transistors detect cancer biomarkers









CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivatio

Ternary Logic

Ternary SRAM Cell

Simulation Setup

Transient Response

Simulation Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits



CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivatio

Ternary Logic

STI

Ternary SRAM Cell

Simulation Setup

Transient Response

Simulation Results

Conclusion

· Reduces chip area

- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits



CNTFET SRAM Cell

Pramod Srinivasai

Overview

Motivation

Ternary Logic

STI

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits



CNTFET SRAM Cell

Pramod Srinivasai

0.0.....

iviotivation

Ternary Logic

STI

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results

Conclusion

- · Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits



CNTFET SRAM Cell

Pramod Srinivasai

Overview

iviotivation

Ternary Logic

STI

Ternary SRAM Cell

Simulation Setup

Transient Response

Simulation Results

Conclusion

- Reduces chip area
- Reduces complexity of interconnect with enhancing their information content
- Attains simplicity and energy efficiency in designing of digital circuits



CNTFET SRAM Cell

Pramod Srinivasar

Overview

Motivation

Tornary Logic

STI

Ternary

SRAM Cell


Simulation Setup

Transient Response

Results

Conclusion

Key Statement



- Primary Building Block for MVL
- Multiple power supplies
- VDD = 0.9 V and VDD = 0.45
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1: VDD/2



CNTFET SRAM Cell

Pramod Srinivasar

Overview

Motivation

Ternary Logic

STI

Ternary SRAM Cell


Simulation Setup

Transient Response

Results

Conclusion

Key Statement



- Primary Building Block for MVL
- Multiple power supplies
- VDD = 0.9 V and VDD = 0.45
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1 : VDD/2



CNTFET SRAM Cell

Pramod

Overvie

Motivatio

Ternary Logic

STI

Ternary


Simulation Setup

Transient Response

Results

Conclusion

Key Statement



- Primary Building Block for MVL
- Multiple power supplies
- VDD = 0.9 V and VDD = 0.45
 V
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1: VDD/2



CNTFET SRAM Cell

Pramod

Overview

Motivation

Ternary Logic

STI

Ternary

SRAM Cell


Simulation Setup

Transient Response

Results

Conclusion

Key Statement



- Primary Building Block for MVL
- Multiple power supplies
- VDD = 0.9 V and VDD = 0.45
 V
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1: VDD/2



CNTFET SRAM Cell

Pramod Srinivasa

Overvie

Motivation

Ternary Logic

STI

Ternary SRAM Cel


Simulation Setup

Transient Response

Results

Conclusio

Key Statement



- Primary Building Block for MVL
- Multiple power supplies
- VDD = 0.9 V and VDD = 0.45
 V
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1: VDD/2



CNTFET SRAM Cell

Pramod Srinivasa

Overviev

Motivation

Tornary Logic

STI

Ternary SRAM Cell


Simulation Setup

Transient Response

Results

Conclusion

Key Statement



- Primary Building Block for MVL
- Multiple power supplies
- VDD = 0.9 V and VDD = 0.45
 V
- Transistor C3 is always ON
- C3 plays a vital role for Intermediate Logic 1: VDD/2



CNTFET SRAM Cell

Pramod Srinivasar

Overvie

Motivatio

Tornary Logic

СТІ


Ternary SRAM Cell

Simulation Setup

Transient

Response

Results





CNTFET SRAM Cell

Pramod Srinivasar

Overvie

Motivatio

Ternary Logic

Ternary


SRAM Cell

Simulation Setup

Transient Response

Simulation

. . .





CNTFET SRAM Cell

Pramod Srinivasar

Overvie

Motivatio

Tornary Logic

СТІ


Ternary SRAM Cell

Simulation Setup

Transient

Response

Results





CNTFET SRAM Cell

Pramod Srinivasar

Overvie

Motivation

Ternary Logic

Territary Logic


Ternary SRAM Cell

Simulation

Setup

Response

Simulation Results





CNTFET SRAM Cell

Pramod Srinivasa

Overvie

Motivation

Tornary Logic

.--


Ternary SRAM Cell

Setup

Transient

Response

Results





CNTFET SRAM Cell

Pramod Srinivasaı

Overvie

Motivatio

Tornary Logic


Ternary SRAM Cell

Simulation Setup

Transient

Response

Results





Simulation Environment Setup

CNTFET SRAM Cell

Pramod Srinivasa

Overvie

Motivatio

Ternary Logic

Ternary

SRAM Cel

Simulation Setup

Transient Response

Simulatio Results

- Evaluation is done using Synopsis's HSPICE simulator with 32nm Stanford CNTFET model which includes a number of practical non idealities
- All the designs are simulated at room temperature, 250 MHz operating frequency, 0.9V power supply voltage with output load capacitor of 2.1fF



CNTFET SRAM Cell

Pramod Srinivasai

Overviev

Motivation

Ternary Logic


__.

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results



Figur: Read Transient Simulation Result



CNTFET SRAM Cell

Pramod Srinivasar

Tornary Logic

Territary Logic


Ternary

Simulation

Transient Response

Simulatio

......



Figur: Read Transient Simulation Result



CNTFET SRAM Cell

Pramod Srinivasai

Overviev

Motivation

Ternary Logic


STI

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results



Figur: Read Transient Simulation Result



CNTFET SRAM Cell Pramod

Sriniva

Overview

Motivation


Ternary Logic

Ternary

Simulation

Transient Response

Simulatio Results



Figur: Read Transient Simulation Result



CNTFET SRAM Cell

Pramod Sriniyasaı

Overview

Motivation

Ternary Logic

Territory Logic

Ternary


SRAM Cel

Simulation Setup

Transient Response

Simulation

onclucion



Figur: Read Transient Simulation Result



CNTFET SRAM Cell

Pramod Srinivasai

Overviev

Motivation

Ternary Logic

Territory Logic

Ternary

SRAM Cel

Simulation Setup

Transient Response

Simulation Results



Figur: Read Transient Simulation Result



CNTFET SRAM Cell

Pramod Srinivasar

Overview

Motivation


Ternary Logic

Ternary

Simulation

Transient Response

Simulation Results



Figur: Read Transient Simulation Result



CNTFET SRAM Cell

Pramod Srinivasar

Overview

Motivation


Ternary Logic

Ternary

Simulation

Transient Response

Simulation



Figur: Read Transient Simulation Result



Simulation Results(contd)

CNTFET SRAM Cell Pramod

Srinivas

Overviev

Motivation

Ternary Logic


CT.

Ternary SRAM Cel

Simulation Setup

Transient Response

Simulation Results



Figur: Comparison of Write Simulation Results



Simulation Results(contd)

CNTFET SRAM Cell

Pramod Srinivasa

Overviev

Motivation

Ternary Logic

, ,


Ternary

Simulation

Transient

Simulation

Results



Figur: Comparison of Read Simulation Results



Static Noise Margin

CNTFET SRAM Cell

Pramod Srinivasai

Overviev

Motivation

Ternary Logic

Ternary

Simulation Setup


Transient Response


Simulation Results

Conclusion

CNT Diameter has strongest impact.

Monte Carlo simulations to assess the process variations







Static Noise Margin

CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivation

Ternary Logic

CT1


Ternary SRAM Cell


Simulation Setup

Transient Response

Simulation Results

- CNT Diameter has strongest impact.
- Monte Carlo simulations to assess the process variations







Static Noise Margin

CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivation

Ternary Logic

CT1


Ternary SRAM Cell


Simulation Setup

Transient Response

Simulation Results

- CNT Diameter has strongest impact.
- Monte Carlo simulations to assess the process variations








Simulation Results(contd)

CNTFET SRAM Cell

Pramod

Simulation Results





Figur: Static Noise Margin Butterfly Curve under various process variations 4日 > 4周 > 4 至 > 4 至 >



Performance Evaluation Parameters

CNTFET SRAM Cell

Pramod Srinivasai

Overvie

Motivation

Ternary Logic

.

Ternary SRAM Cell

Simulation Setup

Transient Response

Simulation Results

- Cell design using multi-threshold method leveraging the unique characteristics of the CNTFET.
- Proposed memory cell design has one of the lowest number of transistors
- HSPICE simulations have demonstrated the correct functionality with less area and high speed.
- The SRAM cell outperforms the design proposed in [1] in write and read operations



Thank you

CNTFET SRAM Cell

Pramod Srinivasa

Overview

Motivation

Ternary Logic

Ternary

SRAM Cel

Simulation Setup

Transient Response

Simulation Results

Conclusion

References

- 1 Lin S., Kim Y.B., Lombardi F.: 'Design of a CNTFET based SRAM cell by dual-chirality selection', *IEEE Trans. Nanotechnology*, 2010, 9,(1), pp. 30-37.
- 2 K. You, K. Nepal, Design of a ternary static memory cell using carbon nanotube-based transistors, *Published in Micro & Nano Letters*; 4th April 2011.