SPECIFICATION

Product Type : EPD

Model Number: GDEH029A1

Description : Screen Size: 2.9"

Color: Black and White

Display Resolution: 296*128

Prepared : Li Lanxi Checked : Wen Xin

Approved : Jian Yongcheng

Issue Date : 2017.03.01



No.17 Gonghua Street, Shahekou District, Dalian 116021 China Tel: +86-411-84619565 Fax: +86-411-84619585-810

Email: info@good-display.com Website: www.good-display.com



Version	Content	Date	Producer
1.0	New release	2015/01/10	
2.0	Modify Reference Circuit	2017/03/01	



CONTENTS

1	General Description	5
2	Features	5
3	Application	5
4	Mechanical Specification	5
5	Mechanical Drawing of EPD module	6
6	Input/Output Terminals	7
	6.1 Pin out List	7
	6.2 MCU Interface	9
	6.2.1 MCU Serial Peripheral Interface (4-wire SPI)	9
	6.2.2 MCU Serial Peripheral Interface (3-wire SPI)	10
	6.3 External Temperature Sensor Interface	11
7	Command Table	12
8	Maximum Ratings	17
9	Electrical Characteristics	18
10	Serial Peripheral Interface Timing	19
11	Power Consumption	20
12	Reference Circuit	20
13	Typical Operating Sequence	23
	13.1 Normal Operation Flow	23
	13.2 Reference Program Code	24
14	Optical characteristics	25
	14.1 Specifications	25
	14.2 Definition of contrast ratio	26
	14.3 Reflection Ratio	27
	14.4 Bi-stability	27
15	Handling ,Safety and environmental requirements	28
16	Reliability test	29
17	Block Diagram	30
18	Point and line standard	31
19	Packing	33



1 General Description

GDEH029A1 is an Active Matrix Electrophoretic Display(AMEPD), with interface and a reference system design. The 2.9' active area contains 296×128 pixels, and has 1-bit full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM. LUT, VCOM, and border are supplied with each panel.

2 Features

296×128 pixels display

White reflectance above 43%

Contrast ratio above 10: 1

Ultra wide viewing angle

Ultra low power consumption

Pure reflective mode

Bi-stable display Commercial temperature range

Landscape, portrait modes

Hard-coat antiglare display surface

Ultra Low current deep sleep mode

On chip display RAM

Waveform stored in On-chip OTP

Serial peripheral interface available

On-chip oscillator

On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage

I2C signal master interface to read external temperature sensor

3 Application

Electronic Shelf Label System




4 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	128(H)×296(V)	Pixel	dpi:112
Active Area	29.05×66.89	mm	
Pixel Pitch	0.226×0.227	mm	
Pixel Configuration	Rectangle		
Outline Dimension	36.7(H)×79.0 (V) ×1.05(D)	mm	
Weight	4±0.5	g	



5 Mechanical Drawing of EPD module





Input/Output Terminals Pin out List 6

6.1

Pin#	Type	Single	Description	Remark
1		NC	No connection and do not connect with other NC pins	Keep Open
2	О	GDR	N-Channel MOSFET Gate Drive Control	
3	О	RESE	Current Sense Input for the Control Loop	
4	C	VGL	Negative Gate driving voltage	
5	C	VGH	Positive Gate driving voltage	
6	O	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	I/O	TSDA	I2C Interface to digital temperature sensor Date pin	
8	I	BS1	Bus selection pin	Note 6-5
9	О	BUSY	Busy state output pin	Note 6-4
10	I	RES#	Reset	Note 6-3
11	I	D/C #	Data /Command control pin	Note 6-2
12	I	CS#	Chip Select input pin	Note 6-1
13	I/O	D0	serial clock pin (SPI)	
14	I/O	D1	serial data pin (SPI)	
15	I	VDDIO	Power for interface logic pins	
16	I	VCI	Power Supply pin for the chip	
17		VSS	Ground	
18	C	VDD	Core logic power pin	
19	C	VPP	Power Supply for OTP Programming	
20	C	VSH	Positive Source driving voltage	
21	C	PREVGH	Power Supply pin for VGH and VSH	
22	C	VSL	Negative Source driving voltage	
23	C	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	C	VCOM	VCOM driving voltage	



Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication:only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 6-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is Low the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin Low when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

Table: Bus interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) - 9 bits SPI



6.2 MCU Interface

6.2.1 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of SCLK (serial clock), SDIN (serial data), D/C# and CS#. D0 acts as SCLK and D1 acts as SDIN.

Table -1: Control pins of 4-wire Serial Peripheral interface

Function	CS# pin	D/C# pin	SCLK pin		
Write command	L	L	↑		
Write data	L	Н	↑		

Note: ↑ stands for rising edge of signal

SDIN is shifted into an 8-bit shift register in the order of D7, D6, ... D0. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock. Under serial mode, only write operations are allowed.




Figure 6-1 : Write procedure in 4-wire Serial Peripheral Interface mode



6.2.2 MCU Serial Peripheral Interface (3-wire SPI)


The 3-wire serial interface consists of SCLK (serial clock), SDIN (serial data) and CS#. In SPI mode, D0 acts as SCLK and D1 acts as SDIN. The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Table -2: Control pins of 3-wire Serial Peripheral interface

Function	CS# pin	D/C# pin	SCLK pin		
Write command	L	Tie LOW	↑		
Write data	L	Tie LOW	1		

Note: ↑ stands for rising edge of signal

Figure 6-1: Write procedure in 3-wire Serial Peripheral Interface mode





6.3 External Temperature Sensor Interface

The module provides two I/O lines [TSDA and TSCL] for connecting digital temperature sensor for temperature reading sensing. TSDA will treat as SDA line and TSCL will treat as SCL line. They are required connecting with external pull-up resistor when they are used to connect to the temperature sensor.

The following shows how to convert into temperature value:

- 1) When the Temperature value MSByte bit D11 = 0, the temperature is positive and value (DegC) = + (Temperature value)/16
- 2) When the Temperature value MSByte bit D11 = 1, the temperature is negative and value (DegC) = \sim (2's complement of Temperature value)/16

1 1	comprehensive of remperature (without) 10											
12-bit binary	Hexadecimal	Decimal	Value									
(2's complement)	Value	Value	[DegC]									
0111 1111 0000	7F0	2032	127									
0111 1110 1110	7EE	2030	126.875									
0111 1110 0010	7E2	2018	126.125									
0111 1101 0000	7D0	2000	125									
0001 1001 0000	190	400	25									
0000 0000 0010	002	2	0.125									
0000 0000 0000	000	0	0									
1111 1111 1110	FFE	-2	-0.125									
1110 0111 0000	E70	-400	-25									
1100 1001 0010	C92	-878	-54.875									
1100 1001 0000	C90	-880	-55									



7 Command Table

	DIG					- ·	D •	-		T		I	1
-	D/C #			D6	D5	D4	D3	D2	D1			Description	n
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate settin	g
0	1		A7	A6	A5	A4	A3	A2	A1	A0		Set A[8:0]	= 127h
0	1		0	0	0	0	0	0	0	A8		Set B[2:0]	= 0h
0	1		0	0	0	0	0	B2	B1	B0			
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Set A[7:0]	= CFh
0	1		1	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Control	Set B[7:0]	
0	1		1	\mathbf{B}_{6}	B_5	\mathbf{B}_4	\mathbf{B}_3	\mathbf{B}_2	\mathbf{B}_1	\mathbf{B}_0		Set C[7:0]	= 8Dh
0	1		1	C_6	C_5	C_4	\mathbf{C}_3	C_2	C_1	C_0			
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep	o mode Control
0	1		0	0	0	0	0	0	0	A_0		4.503	
												A[0]:	Description Normal Mode [POR]
												1	Enter Deep Sleep Mode
													1 1
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting		
0	1		0	0	0	0	0	A_2	A_1	A_0		A[1:0] = I	D[1:0] automatic increment /
												decrement	
													g of incrementing or
													ing of the address counter
													de independently in each
												upper and	lower bit of the address.
												00 V deci	rement, X decrement,
													rement, X increment,
													ement, X decrement,
													ement, X increment [POR]
												A[2] = AN	ſ
													ection in which the address
													updated automatically after
													ritten to the RAM.
												AM = 0. th	e address counter is updated
													rection. [POR]
													e address counter is updated
												in the Y di	rection.
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the	e commands and parameters
	U	12	U	J	J	1	0	J	1	J	D WILDET		W Reset default values
												-)h-Deep Sleep Mode
													A are unaffected by this
												command.	



R/W #	D /C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	0	1A	0	0	0	1	1	0	1	0		Write to temperature register.
0	1		A ₇	A ₆	A ₅	A ₄ B ₄	A ₃	A ₂	A ₁	A ₀	Control (Write to temperature register)	A[7:0] – MSByte 01111111[POR] B[7:0] – LSByte 11110000[POR]
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is located at R22h
												User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	Option for Display Update
0	1		A_7	0	0	A_4	A ₃	A ₂	A ₁	A_0		Bypass Option used for Pattern Display, which is used for display the RAM content into the Display OLD RAM Bypass option A [7] A[7] = 1: Enable bypass A[7] = 0: Disable bypass [POR] A[4] value will be used as for bypass. A[4] = 0 [POR] A[1:0] Initial Update Option - Source Control A[1:0] GSC GSD 01 [POR] GS0 GS1



R/W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Op	
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Control 2	Enable the stage for Master A	Activation
													Paramete
													(in Hex)
												Enable Clock Signal,	
												Then Enable CP	
												Then Load Temperature	
												value	FF
												Then Load LUT Then INIITIAL DISPLAY	[POR]
												Then PATTERN DISPLAY	
												Then Disable CP	
												Then Disable OSC	
												To Enable Clock Signal	80
												(CLKEN=1)	80
												To Enable Clock Signal,	
												then Enable CP	C0
												(CLKEN=1, CPEN=1)	
												To INITIAL DISPLAY + PATTEN DISPLAY	0C
												To INITIAL DISPLAY	08
												To DISPLAY PATTEN	04
												To Disable CP,	
												then Disable Clock Signal	03
												(CLKEN=1, CPEN=1)	
												To Disable Clock Signal	01
												(CLKEN=1)	0.1
												Remark: CLKEN=1:	
												If CLS=VDDIO then Enable	OSC
												If CLS=VSS then Enable Ext	
												Clock	
												CLKEN=0:	
												If CLS=VDDIO then Disable	OSC
												AND	****
		_ ·				-					W. D. 116	INTERNAL CLOCK Signal	
0	0	24	0	0	1	0	0	1	0	0	Write RAM	After this command, data ent	
												be written into the RAM unti command is written. Address	
												will advance accordingly.	pomiers
												ua vanco accordingiy.	
0	0	2C	0	0	1	0	1	0	1	1	Write VCOM register	Write VCOM register from N	I CU
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0		interface	



R/W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU [240
0 0 0 0	1 1 1 1						JT oytes]					bits], (excluding the VSH/VSL and Dummy bit)
0	0	3A	0	0	1	1	1	0	1	0	Set dummy line period	Set A[7:0] = 1Ah
0	1		0	A_6	A_5	A_4	A_3	A_2	A_1	A_0		
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line width	Set B[3:0] = 8h
0	1		0	0	0	0	A_3	A_2	A_1	A_0		
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform	Select border waveform for VBD
0	1		A_7	A_6	A_5	A_4	0	0	A_1	A_0	Control	A [7] Follow Source at Initial Update Display A [7]=0: [POR] A [7]=1: Follow Source at Initial Update Display for VBD, A [6:0] setting are being overridden at Initial Display STAGE. A [6] Select GS Transition/ Fix Level for VBD A [6]=0: Select GS Transition A[3:0] for VBD A [6]=1: Select FIX level Setting A[5:4] for VBD [POR] A [5:4] Fix Level Setting for VBD A [5:4] VBD level 00 VSS 01 VSH 10 VSL 11[POR] HiZ A [1:0] GS transition setting for VBD (Select waveform like data A[3:2] to data A[1:0]) A [1:0] GSA GSB 01 [POR] GSO GS1



R/W #	D /C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1		0	0	0	A_4	A_3	A_2	A_1	A_0	Start / End position	window address in the X direction by
0	1		0	0	0	\mathbf{B}_4	\mathbf{B}_3	\mathbf{B}_2	\mathbf{B}_1	\mathbf{B}_0		an address unit
												A[4:0]: XSA[4:0], XStart, POR = 00h B[4:0]: XEA[4:0], XEnd, POR = 1Dh
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify the start/end positions of the
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Start / End position	window address in the Y direction by
0	1		0	0	0	0	0	0	0	A_8		an address unit
0	1		\mathbf{B}_7	B_6	B_5	\mathbf{B}_4	\mathbf{B}_3	\mathbf{B}_2	B_1	\mathbf{B}_0		A[8:0]: YSA[8:0], YStart, POR =
0	1		0	0	0	0	0	0	0	\mathbf{B}_8		000h
												B[8:0]: YEA[8:0], YEnd, POR =
												13Fh
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X
0	1		0	0	0	A_4	A ₃	A_2	A ₁	A_0	counter	address in the address counter (AC) A[4:0]: XAD[4:0], POR is 00h
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	counter	address in the address counter (AC) A[8:0]: YAD8:0], POR is 000h
0	1		0	0	0	0	0	0	0	A_8		A[8.0]. IAD8.0], FOR IS 00011
0	1	FF	1	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.



8 Maximum Ratings

Table 8-1: Maximum Ratings

Symbol	Parameter	Rating	Unit
V_{CI}	Logic supply voltage	-0.5 to +4.0	V
V _{IN}	Logic Input voltage	-0.5 to V _{DDIO} +0.5	V
V_{OUT}	Logic Output voltage	-0.5 to V _{DDIO} +0.5	V
T_{OPR}	Operation temperature range	0 to 60	°C
T_{STG}	Storage temperature range	-25 to 85	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.



9 Electrical Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, $T_{OPR}\!\!=\!\!25^{\circ}\!\text{C}$.

Table 9-1: DC Characteristics


Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
V _{CI}	VCI operation voltage		VCI	2.4	3.0	3.7	V
V _{IH}	High level input voltage		D1 (SDIN), D0	0.8V _{DDIO}			V
V _{IL}	Low level input voltage		(SCLK), CS#, D/C#, RES#, BS1, TSDA, TSCL			0.2V _{DDIO}	V
V _{OH}	High level output voltage	IOH = -100uA	BUSY, TSDA,	$0.9V_{DDIO}$			V
V _{OL}	Low level output voltage	IOL = 100uA	TSCL			0.1V _{DDIO}	V




10 Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.4V to 3.7V, $T_{OPR}\!\!=\!\!25^{\circ}\!\text{C}$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t _{AS}	Address Setup Time	150	-	-	ns
t _{AH}	Address Hold Time	150	-	-	ns
t_{CSS}	Chip Select Setup Time	120	-	-	ns
t_{CSH}	Chip Select Hold Time	60	-	-	ns
t_{DSW}	Write Data Setup Time	50	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	100	-	-	ns
t_{CLKH}	Clock High Time	100	-	-	ns
t_R	Rise Time [20% ~ 80%]	-	-	15	ns
t_{F}	Fall Time [20% ~ 80%]	-	-	15	ns







11 Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	-	26.4	40	mW	-
Power consumption in standby mode	-	-	-	0.017	mW	-

12 Reference Circuit




Figure . 12-1






Figure . 12-2




Figure . 12-3







Figure . 12-4



13 Typical Operating Sequence

13.1 Normal Operation Flow





13.2 Reference Program Code

TBD

14 Optical characteristics

14.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	White	34	43		%	Note
K	Reflectance	winte	34	43	-	%0	9-1
Gn	2Grey Level	-	-	DS+(WS-DS)xn(m-1)	-	L*	-
CR	Contrast Ratio	indoor	-	10	-	-	-
T_{update}	Update time	25℃	-	600ms	-	ms	-
Panel's life		0°C~50°C		1000000 times or 5 years			Note
ranei sine		0 0~30 0		1000000 times or 5 years			9-2

WS: White state, DS: Dark state

Gray state from Dark to White: DS, WS

m:2

Note 9-1 : Luminance meter : Eye – One Pro Spectrophotometer

Note 9-2: When work in temperature below 0 degree or above 50 degree, we do not recommend because the panel's life will not be guaranteed




14.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd






14.3 Reflection Ratio

The reflection ratio is expressed as:

R = Reflectance Factor white board x (L center / L white board)

L center is the luminance measured at center in a white area (R=G=B=1). L white board is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



14.4 Bi-stability

1. The value of Contrast ratio in different time as follows:

Bi-stability	Result
250 hours	CR >8
500 hours	CR >8
750 hours	CR >7.5
1000 hours	CR >7



Handling ,Safety and environmental requirements 15

WARNING

The display glass may break when it is dropped or bumped on a hard surface . Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components . The glass can break and front surfaces can easily be damaged . Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status						
Product specification	The data sheet contains final product specifications.					
I imiting values						

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

	Product Environmental certification
ROHS	



16 Reliability test


	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	$T = 50^{\circ}\text{C},30\%$ for 240 hrs	IEC 60 068-2-2Bp	
2	Low-Temperature Operation	$T = 0^{\circ}C$ for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	$T = +70^{\circ}C$, 23% for 240 hrs	IEC 60 068-2-2Bp	
3	High-Temperature Storage	Test in white pattern	IEC 00 008-2-2Bp	
4	Low-Temperature Storage	T = -25°C for 240 hrs	IEC 60 068-2-2Ab	
4	Low-Temperature Storage	Test in white pattern	IEC 00 008-2-2A0	
5	High Temperature, High-	T=+40°C,RH=90%for168hrs	IEC 60 068-2-3CA	
3	Humidity Operation	1-+40 C;K11-90%101108iiis	IEC 00 008-2-3CA	
6	High Temperature, High-	T=+60°C,RH= 80 % for 240 hrs	IEC 60 068-2-3CA	
0	Humidity Storage	Test in white pattern	IEC 00 006-2-3CA	
		[-25°C 30mins]→		
7	Temperature Cycle	[+70°C 30mins]	IEC 60 068-2-14NB	
/	Temperature Cycle	,100cycles	1EC 00 000-2-14ND	
		Test in white pattern		

Actual EMC level to be measured on customer application.

Note : The protective film must be removed before temperature test.



17 Block Diagram





18 Point and line standard

Shipment Inseption Standard

Equipment: Electrical test fixture, Point gauge


Outline demension:

36.7(H)×79.0(V) ×1.05(D)

Unit: mm

Emilianum	Temperature	Humidity	Illuminance	Distance	Time	Angle
Environment	19℃~25℃	40%~55%RH	700~1000Lux	200~400 mm	35Sec	
	Defet type	Inspection	Standard		Part-A	
	dead/		D≤0.	2mm	Ignore	
	switch point	Electric Display	0.2 mm < D	o≤0.4 mm	N≤3	
	(point overproof)		D>0.4 mm		Not Allow	
	2.line (no	El (' D' 1	L≤0.5m	m, to point to de	etermine	I.
	switch) Electric Display		L≤4W	, to point to det	ermine	
	3.line (Switching Electric Display line)		Ignore in gray scale viewing In Blak&white viewing Follow Non-Switching			ching
			Criteria			
appearance standard	4.Display unwork	Electric Display	Not Allow			
	5.Display error	Electric Display		Not Allow		
	6. warping	Vsual	T<0.5mm, Ignore;			
	7.0		L≤2mm, W≤0.05mm, Ignore;			
	7.Protector	Vsual	0.05mm <w≤01mm, l≤4mm,="" n≤2<="" td=""><td></td></w≤01mm,>			
	hurt		L>4 mm, W>0.1 mm, Not Allow;			
			D≤0.20mm, Ignore;			
	8.PS Bubble	Vsual	0.2mm≤D<0.35mm & N≤2			
			D>0.35 mm, Not Allow;			
	9.Packing	Vsual	cannot be dirty and breakdown;must be marked identified			ked and
ъ .	1.Cannot be defect&failure cause by appearence defect;					
Remark	2.Cannot be larger size cause by appearence defect;					





 $L{=}long \quad W{=}wide \quad \ D{=}point\;size$

Edition	Content	Date		
1	New edition	Sep.26.2014		