

Vietnam National University HCMC


International University



EE053IU

Digital Logic Design

Lecture 8: Shift Registers



INSTRUCTOR: Dr. Vuong Quoc Bao

1. Shift Register Operations

- A register is a digital circuit with two basic functions: data storage and data movement. The storage capability of a register makes it an important type of memory device.
- A 1 is applied to the data input as shown, and a clock pulse is applied that stores the 1 by setting the flip-flop. When the 1 on the input is removed, the flip-flop remains in the SET state, thereby storing the 1. A similar procedure applies to the storage of a 0 by resetting the flip-flop.




FIGURE 8–1 The flip-flop as a storage element.

- The storage capacity of a register is the total number of bits (1s and 0s) of digital data it can retain. Each stage (flip-flop) in a shift register represents one bit of storage capacity; therefore, the number of stages in a register determines its storage capacity.
- The shift capability of a register permits the movement of data from stage to stage within the register or into or out of the register upon application of clock pulses.




FIGURE 8–2 Basic data movement in shift registers. (Four bits are used for illustration. The bits move in the direction of the arrows.)

2. Types of Shift Register Data I/Os

Serial In/Serial Out Shift Registers




FIGURE 8-3 Serial in/serial out shift register.

TABLE 8-1

Shifting a 4-bit code into the shift register in Figure 8–3. Data bits are indicated by a beige screen.


CLK	FF0 (Q ₀)	FF1 (Q ₁)	FF2 (Q ₂)	FF3 (Q ₃)
Initial	0	0	0	0
1	0	0	0	0
2	1	0	0	0
3	0	1	0	0
4	1	0	1	0

TABLE 8-2

Shifting a 4-bit code out of the shift register in Figure 8–3. Data bits are indicated by a beige screen.

CLK	FF0 (Q ₀)	FF1 (Q ₁)	FF2 (Q ₂)	FF3 (Q ₃)
Initial	1	0	1	0
5	0	1	0	1
6	0	0	1	0
7	0	0	0	1
8	0	0	0	0

Show the states of the 5-bit register in Figure 8–4(a) for the specified data input and clock waveforms. Assume that the register is initially cleared (all 0s).



FF4

Data

output

Serial In/Parallel Out Shift Registers




FIGURE 8-6 A serial in/parallel out shift register.

EXAMPLE 8-2

Show the states of the 4-bit register (SRG 4) for the data input and clock waveforms in Figure 8–7(a). The register initially contains all 1s.




FIGURE 8-7


(b)

Data in

(a)

0

Parallel In/Serial Out Shift Registers



Show the data-output waveform for a 4-bit register with the parallel input data and the clock and $SHIFT/\overline{LOAD}$ waveforms given in Figure 8–11(a). Refer to Figure 8–10(a) for the logic diagram.




FIGURE 8-11

CLK

(a) $SHIFT/\overline{LOAD}$ (b) Data out (Q_3)

Last data bit

Solution

On clock pulse 1, the parallel data $(D_0D_1D_2D_3 = 1010)$ are loaded into the register, making Q_3 a 0. On clock pulse 2 the 1 from Q_2 is shifted onto Q_3 ; on clock pulse 3 the 0 is shifted onto Q_3 ; on clock pulse 4 the last data bit (1) is shifted onto Q_3 ; and on clock pulse 5, all data bits have been shifted out, and only 1s remain in the register (assuming the D_0 input remains a 1). See Figure 8–11(b).

Parallel In/Parallel Out Shift Registers




FIGURE 8–14 A parallel in/parallel out register.

3. Bidirectional Shift Registers

A bidirectional shift register is one in which the data can be shifted either left or right. It can be implemented by using gating logic that enables the transfer of a data bit from one stage to the next stage to the right or to the left, depending on the level of a control line.




FIGURE 8–17 Four-bit bidirectional shift register.

Determine the state of the shift register of Figure 8–17 after each clock pulse for the given $RIGHT/\overline{LEFT}$ control input waveform in Figure 8–18(a). Assume that $Q_0 = 1$, $Q_1 = 1$, $Q_2 = 0$, and $Q_3 = 1$ and that the serial data-input line is LOW.




FIGURE 8–18

4. Shift Register Counters

The Johnson Counter

In a **Johnson counter** the complement of the output of the last flip-flop is connected back to the *D* input of the first flip-flop (it can be implemented with other types of flip-flops as well).

TABLE 8-3

Four-bit Johnson sequence.


Clock Pulse	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0 ←
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1 —

TABLE 8-4


Five-bit Johnson sequence.

Clock Pulse	Q_0	Q_1	Q_2	Q_3	Q_4
0	0	0	0	0	0 ←
1	1	0	0	0	0
2	1	1	0	0	0
3	1	1	1	0	0
4	1	1	1	1	0
5	1	1	1	1	1
6	0	1	1	1	1
7	0	0	1	1	1
8	0	0	0	1	1
9	0	0	0	0	1 —

The implementations of the 4-stage and 5-stage Johnson counters are shown



(a) Four-bit Johnson counter



(b) Five-bit Johnson counter

FIGURE 8-21 Four-bit and 5-bit Johnson counters.

Diagrams of the timing operations of the 4-bit and 5-bit counters are shown




FIGURE 8–22 Timing sequence for a 4-bit Johnson counter.




FIGURE 8–23 Timing sequence for a 5-bit Johnson counter.

The Ring Counter

A ring counter utilizes one flip-flop for each state in its sequence. It has the advantage that decoding gates are not required. In the case of a 10-bit ring counter, there is a unique output for each decimal digit. $PRE \longrightarrow PRE$

TABLE 8-5

Ten-bit ring counter sequence.

Clock Pulse	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q_7	Q_8	Q_9
0	1	0	0	0	0	0	0	0	0	0 ←
1	0	1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0
7	0	0	0	0	0	0	0	1	0	0
8	0	0	0	0	0	0	0	0	1	0
9	0	0	0	0	0	0	0	0	0	1 -

FIGURE 8–24 A 10-bit ring counter.

If a 10-bit ring counter similar to Figure 8–24 has the initial state 1010000000, determine the waveform for each of the Q outputs.




FIGURE 8–25

5. Shift Register Applications Time Delay

A serial in/serial out shift register can be used to provide a time delay from input to output that is a function of both the number of stages (n) in the register and the clock frequency.




FIGURE 8–26 The shift register as a time-delay device.

Determine the amount of time delay between the serial input and each output in Figure

8–27. Show a timing diagram to illustrate.




FIGURE 8–27

Solution

The clock period is $2 \mu s$. Thus, the time delay can be increased or decreased in $2 \mu s$ increments from a minimum of $2 \mu s$ to a maximum of $16 \mu s$, as illustrated in Figure 8–28.




FIGURE 8–28 Timing diagram showing time delays for the register in Figure 8–27.

Serial-to-Parallel Data Converter





FIGURE 8–31 Simplified logic diagram of a serial-to-parallel converter.



FIGURE 8–32 Serial data format.

FIGURE 8–33 Timing diagram illustrating the operation of the serial-to-parallel data converter in Figure 8–31.



Universal Asynchronous Receiver Transmitter (UART)




FIGURE 8–35 Basic UART block diagram.

Keyboard Encoder





FIGURE 8-36 Simplified keyboard encoding circuit.

6. Logic Symbols with Dependency Notation






FIGURE 8-37 Logic symbol for the 74HC164.

The four modes for the 74HC194 are summarized as follows: FIGURE 8-38 Logic symbol for the 74HC194.

Do nothing: $S_0 = 0$, $S_1 = 0$ (mode 0)

Shift right: $S_0 = 1$, $S_1 = 0$ (mode 1, as in 1, 4D)

Shift left: $S_0 = 0, S_1 = 1 \pmod{2}$, as in 2, 4D)

Parallel load: $S_0 = 1, S_1 = 1 \pmod{3}$, as in 3, 4D)




Vietnam National University HCMC

International University



THE END

Lecture 8: Shift Registers



INSTRUCTOR: Dr. Vuong Quoc Bao