Chapter 5

Flip-Flops


Dinh Duc Anh Vu International University - VNU HCM


Objectives


- Construct & analyze the operation of a latch FF made from NAND or NOR gates
- Describe the difference between synchronous & asynchronous systems
- Understand the operation of edge-triggered FFs
- Understand the major differences between parallel and serial data transfers
- Use state transition diagrams to describe counter operation
- Use FFs in synchronization circuits
- Connect shift registers as data transfer circuits
- Employ FFs as frequency-division and counting circuits


Sequential Logic Circuits


۷__















Alternate Representations


- From the description of the NAND latch operation, it should be clear that the SET and RESET inputs are active-LOW.
 - The SET input will set when SET goes LOW;
 - The RESET input will clear when RESET goes LOW.
- The bubbles on the inputs, as well as the labeling of the signals as <u>SET</u> and <u>RESET</u> indicate the active-LOW status of these inputs



Sequential Logic Circuits

NAND Latch - Example


The waveforms are applied to the inputs of the latch. Assume that initially Q=0, and determine the Q waveform.



Sequential Logic Circuits


- What is the normal resting state of the SET and RESET inputs? What is the active state of each input?
 HIGH; LOW
- What will be the states of Q and \overline{Q} after a FF has been reset (cleared)?
 - Q=0
- The SET input can never be used to make Q=0. True or False?
 - 。 True
- When power is first applied to any FF circuit, it is impossible to predict the initial states of Q and \overline{Q} . What can be done to ensure that a NAND latch always starts off in the state Q=1?
 - Apply a momentary LOW to SET input

Sequential Logic Circuits



NOR Latch - Example


 Assume that Q=0 initially, and determine the Q waveform for the NOR latch





Review questions


- What is the normal resting state of the NOR latch inputs? What is the active state?
 - LOW; HIGH
- When a latch is set, what are the states of Q?
 - $\circ Q = 1$
- What is the only way to cause the Q output of a NOR latch to change from 1 to 0?
 - Make RESET=1

Sequential Logic Circuits












- True or false: A J-K flip-flop can be used as an S-R flip-flop, but an S-R flip-flop cannot be used as a J-K flip-flop.
 - True
- Does a J-K flip-flop have any ambiguous input conditions?
 - No
- What J-K input condition will always set Q upon the occurrence of the active CLK transition?


∘ J-1 K=0

Sequential Logic Circuits











- ► True or false: A D latch is in its transparent mode when EN=0
 - False
- ► True or false: In a D latch, the D input can affect Q only when EN=1.
 - True

Sequential Logic Circuits





- How does the operation of an asynchronous input differ from that of a synchronous input?
 - Asynchronous inputs work independently of the CLK input.
- Can a D flip-flop respond to its D and CLK inputs while PRE=1?
 - Yes, because PRE is active-LOW
- List the conditions necessary for a positive– edge-triggered J-K flip-flop with active-LOW asynchronous inputs to toggle to its opposite state.
 - J=K=1, PRE=CLR=1 and a PGT at CLK


Sequential Logic Circuits


28


FF Applications


- Counting, storing of binary data, transferring binary data, and many more ...
- Many applications fall into the category of sequential circuits, in which the outputs follow a predetermined sequence of states, with a new state occurring each time a clock pulse occurs.


Sequential Logic Circuits














- True or false: Asynchronous data transfer uses the CLK input.
 - False
- Which type of FF is best suited for synchronous transfer because it requires the fewest interconnections from one FF to the other?
- If JK flip-flops were used in the registers of the slide 38, how many total interconnections would be required from register X to register Y?

• 6

 True or false: Synchronous data transfer requires less circuitry than asynchronous transfer

True


Sequential Logic Circuits

36


Serial Data Transfer: Shift Registers

 A shift register is a group of FFs arranged so that the binary numbers stored in FFs are shifted from one FF to the next for every clock pulse

The FFs are connected so that the output of X3 transfers into X2, X2 into X1, and X1 into X0. Upon the occurrence of the NGT of a shift pulse, each FF takes on the value stored previously in the FF on its left





Sequential Logic Circuits



- True or false: The fastest method for transferring data from one register to another is parallel transfer.
 - True
- What is the major advantage of serial transfer over parallel transfer?
 - Fewer interconnections between registers
- Refer to Figure on the slide 41. Assume that the initial contents of the registers are. Also assume that the D input of is held HIGH. Determine the value of each FF output after the occurrence of the fourth shift pulse.
 - X2X1X0 = 111Y2Y1Y0 = 101
- In which form of data transfer does the source of the data not lose its data?
 - Parallel

Sequential Logic Circuits





MOD Number

- MOD number indicates the number of states in the counting sequence.
 - Counter in slide 40 has 8 different states (000 through 111), so it is Mod-8 counter
 - In general, if N flip-flops are connected in the arrangement of slide 43, the counter will have 2^N different states, and so it is a MOD-2^N counter
- The MOD number of a counter also indicates the frequency division obtained from the last FF.

Sequential Logic Circuits

42

Review questions

- Consider a counter circuit that contains six FFs wired in the arrangement of slide 43 (i.e. Q5Q4Q3Q2Q1Q0)
 - Determine the counter's MOD number.
 - $2^6 = 64$
 - Determine the frequency at the output of the last FF (Q5) when the input clock frequency is 1 MHz.
 - 1MHz/64 = 15.625KHz
 - What is the range of counting states for this counter?
 - 000000 through 111111 (i.e., 0 to 63)
 - Assume a starting state (count) of 000000. What will be the counter's state after 129 pulses

 000001 state
 - 000001 state
- A 20-kHz clock signal is applied to a JK flip-flop with J=K=1. What is the frequency of the FF output waveform?
 - \circ 20KHz/2 = 10KHz
- How many FFs are required for a counter that will count 0 to 255?
 255 = 28-1, so 8 FF are required
- What is the MOD number of the counter in question 3?
 MOD-256
- What is the frequency of the output of the eighth FF when the input clock frequency is 512 kHz?

512KHz/(28) = 2KHz

Sequential Logic Circuits

Summary

- With a memory characteristics, a flip-flop's outputs will go to a new state in response to an input pulse and will remain in that new state after the input pulse is terminated.
- A NAND latch and a NOR latch are simple FFs that respond to the logic levels on their SET and CLEAR inputs.
- 3. Clearing (resetting) a FF means that its output ends up in the Q=0/Q'=1 state. Setting a FF means that it ends up in the Q=1/Q'=0 state.
- 4. Clocked FFs are edge-triggered, meaning that it triggers the FF on a positive-going transition (PGT) or a negative-going transition (NGT)

Sequential Logic Circuits

44

Summary (cont.)

- Edge-triggered (clocked) FFs can be triggered to a new state by the active edge of the clock input according to the state of the FF's synchronous control inputs (S, C or J, K or D)
- Most clocked FFs have asynchronous inputs that can set or clear the FF independently of the clock input.
- 7. D latch is a modified NAND latch that operates like a D FF except that it is not edge-triggered.
- 8. Some of FF applications include data storage and transfer, data shifting ,counting, and frequency division.

Sequential Logic Circuits