


1)

Solution

Step 1: Truth table of JK FF

J	K	Q
0	0	Q (hold)
0	1	0 (reset)
1	0	1 (set)
1	1	\bar{Q} (toggling)

Step 2:




2)

a)after making A=1 , b=1 and making c=1 we'll get Y=1 or 100110111

b)To Initialize(reset) the flipflops to zero START pulse is needed

c.

USING D FLIPFLOP



3)

a)

④ The given circuit is (mod 8) Counter.

Input start by clk pulse.

Initial output state is 000 \Rightarrow binary "0"

As clk pulses negative edge arrives, the output state increments by 1 ~~and~~ untill binary "7" or 111, and starts again from 000 i.e., binary "0"

\rightarrow So after 13 clk pulses the output state is

$$\text{given as } 13 \% 8 = 5 \text{ (101).}$$

The count is 5.

\rightarrow After 99 clock pulses the count is $99 \% 8$

$$\begin{array}{r} 8 \overline{) 99} \text{ (12)} \\ \underline{16} \\ 19 \\ \underline{16} \\ 3 \end{array} \rightarrow \text{answer}$$

$$\Rightarrow 99 \% 8 = 3 \Rightarrow \text{Count} = 3 \text{ (011)}$$

\rightarrow After 256 pulses the count is $256 \% 8$ i.e.,

$$\begin{array}{r} 8 \overline{) 256} \text{ (32)} \\ \underline{256} \\ 0 \end{array} \rightarrow \text{answer}$$

the count is 0 (000)

⑥ The output starts at 100 i.e., binary value "4"

The output after 13 pulses is $(13 - 4) \% 8$

$$\Rightarrow 9 \% 8 = 1 \text{ (001)}$$

b)

⑥ The output starts at 100 i.e., binary value "4"

The output after 13 pulses is $(13-4) \% 8$

$$\Rightarrow 9 \% 8 = 1 \text{ (001)}$$

Count = 1 after 13 pulses

→ after 99 pulses $\Rightarrow (99-4) \% 8$

$$\Rightarrow 95 \% 8$$

$$\begin{array}{r} 8 \overline{) 95} \quad (11) \\ \underline{8} \\ 15 \end{array}$$

$$\begin{array}{r} 8 \\ \underline{8} \\ 7 \end{array} \rightarrow \text{answer (111)}$$

Count = 7 after 99 pulses

→ after 256 pulses $\Rightarrow (256-4) \% 8$


$$\begin{array}{r} 8 \overline{) 252} \quad (31) \\ \underline{24} \\ 12 \end{array}$$

$$\begin{array}{r} 8 \\ \underline{8} \\ 4 \end{array} \rightarrow \text{answer (100)}$$

Count = 4 after 256 pulses


c)

(c)




after connecting 4th JK flipflop the circuit becomes mod 2^4 counter \Rightarrow mod 16 counter.


State diagram



If input frequency is 80 MHz the (X_3) frequency is



4)



5)

