#### **Digital Logic Design Laboratory**

Lab 2

## **MSI Combinational Logic**

Full name: Nguyễn Đình Ngọc Huy-EEEEIU22020

Full name: Lê Quang Thông-EEAC22222

Student number: 2

**Class: Digital Logic Design** 

Date: 6/11/2022



# TERNATION ALL UNIVERSITY OF THE WILLIAM TO THE WAY TO THE WAY THE WAY

### INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING

#### I. Objectives

In this laboratory, students will study:

- Understand the operation of combinational logic circuit.
- The operation of some combinational ICs such as: full adder, parity generator checker, comparator.

#### II. Procedure

#### 1. Design the circuit that can detect BCD number:

The circuit that detects BCD number includes 4 inputs (A, B, C, D) and 1 output Y. The output Y is HIGH when the BCD numbers in the inputs.


- Build the truth table and the expression

A	В	С	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	1	0	0	1
0	0	1	1	1
0	1	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	1	0	0	X
1	0	1	1	X
1	1	0	1	X
1	1	1	1	X





	l	

Implement the circuit via simulation software and paste the result in here

































# HOLD HOLD HOLD THE MENT OF THE

### INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING

The inputs A, B, C, D wire up to switches and concurrently connect to **BCD to 7** segment (in SimulIDE named as **7 Seg BCD** shown as below)





Figure 1. BCD 7-Seg

Implement the circuit via simulation software and paste the result in here

AB/CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$Y = A_+ B_C_$$



Make comment on the results

#### 2. Design the Comparator from logic gates and IC


#### a. Build a one-bit comparator from logic gates

Construct one-bit comparator (2 inputs, 3 outputs) which are shown in the truth table below:


Input		Output			
A B		A = B	A < B	A > B	
0	0	1	0	0	
0	1	0	1	0	
1	0	0	0	1	
1	1	1	0	0	

Write down the expressions for 3 outputs:

Implement the circuit via simulation software and paste the result in here







Make comment on the results: the board's output and the circuit's performance on Simulink IDE are in agreement.

# TANTERNATION RELUNIVERS

### INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING

#### b. Build a 4-BIT comparator - IC 74HC85

The 4-Bit comparator IC 74HC85 is shown as below




Figure 2. 4bit Comparators - IC 74HC85


- A and B are connected to data switches and Outputs are connect to LEDs
- Fill in the truth table of IC 74HC85.

	Comparing Input				ading I	nput		Output	
A3,B3	A2,B2	A1,B1	A0,B0	A > B	A <b< th=""><th>A=B</th><th>A&gt;B</th><th>A<b< th=""><th>A=B</th></b<></th></b<>	A=B	A>B	A <b< th=""><th>A=B</th></b<>	A=B
A3>B3	X	X	X	X	X	X	1	0	0
A3 <b3< td=""><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></b3<>	X	X	X	X	X	X	0	1	0
A3 = B3	A2>B2	X	X	X	X	X	1	0	0
A3 = B3	A2 <b2< td=""><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></b2<>	X	X	X	X	X	0	1	0
A3 = B3	A2=B2	A1>B1	X	X	X	X	1	0	0
A3 = B3	A2=B2	A1 <b1< td=""><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></b1<>	X	X	X	X	0	1	0
A3 =B3	A2=B2	A1=B1	A0>B	X	X	X	1	0	0
			0						
A3 = B3	A2=B2	A1=B1	A0 <b< td=""><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></b<>	X	X	X	0	1	0
			0						



A3 =B3	A2=B2	A1=B1	A0=B	1	0	0	0	0	1
			0						
A3 =B3	A2=B2	A1=B1	A0=B	0	1	0	1	1	0
			0						
A3 = B3	A2=B2	A1=B1	A0=B	X	X	1	0	0	1
			0						
A3 =B3	A2=B2	A1=B1	A0=B	0	0	0	1	1	0
			0						
A3 =B3	A2=B2	A1=B1	A0=B	1	1	0	0	0	0
			0						


Implement the circuit via simulation software and paste the result in here




Make comment on results :The board's output and the circuit's performance on Simulink IDE are in agreement.

#### c. Design eight-bit comparator using IC 74HC85

Data of X and Y are driven using switches.



Implement the circuit via simulation software and paste the result in here



Based on your circuit, fulfill the following table:

		Result		
X	$\mathbf{Y}$	LED1	LED2	LED
				3
0101 0101	0101 0111	1	0	0
1111 0101	0101 0111	1	0	0
1111 0101	1111 0100	0	0	1
1001 0110	0101 1000	1	0	0



1111 0100	1101 1101	1	0	0
0110 1100	0110 1100	0	1	0

Make comment on results and give a brief explanation of the cascading connection:

Cascading is the use of a circuit breaker's current-limiting capacity at one point to allow the installation of lower-rated and hence less expensive circuit breakers downstream. The output of the circuit on the board agrees with the outcome of the circuit on simulIDE.

#### 3. Design the Parity Generator and Parity Checker

## a. Build a 3-bit parity generator and parity checker only using XOR gate Fulfill the truth table

A	В	C	<b>Even Output</b>	Odd Output
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	1	0	1
1	1	1	1	0

Write the expressions

Using K-map to simplify the expressions

A\BC	00	01	11	10
A	0	1	0	1



A	1	0	1	0


$$P = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} \overline{C} + A B C$$

$$= \overline{A} (\overline{B} C + \underline{B} \overline{C}) + A (\overline{B} \overline{C} + B C)$$


$$= \overline{A} (B \oplus C) + A (\overline{B} \overline{\oplus} \overline{C})$$

$$P = A \oplus B \oplus C$$


Implement the circuit via simulation software and paste the result in here Logic circuit of even Parity checker:













Logic circuit for odd parity checker:








# TERNATION OF THE WAY TO SHARE THE WAY THE WAY TO SHARE THE WAY THE WAY TO SHARE THE WAY THE

### INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING



Implement the circuit using IC 74HC86 (quad 2-input XOR gate) via simulation software and paste the result in here

Make comment on results


## **b.** Build a 4-bit parity generator and parity checker only using XOR gate Fulfill the truth table

A	В	C	D	Even Output	Odd Output
0	0	0	0	0	1
0	0	0	1	1	0
0	0	1	0	1	0



0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	0	1
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	0	1

#### Write the expressions







Using K-map to simplify the expressions

	CD	00	01	11	10
AB	00	0	1	0	1
	01	1	0	1	0
	11	0	1	0	1
	10	1	0	1	0

Implement the circuit via simulation software and paste the result in here Logic circuit for even parity checker:



Logic circuit for odd parity checker:



Implement the circuit using IC 74HC86 (quad 2-input XOR gate) via simulation software and paste the result in here

Make comment on results