

# Chapter 3 Describing Logic Circuits

1

- *Selected areas covered in this chapter:*
  - ▣ Operation of truth tables for **AND**, **NAND**, **OR**, **NOR** gates, and the **NOT** (INVERTER) circuit.
  - ▣ Boolean expression for logic gates.
  - ▣ DeMorgan's theorems to simplify logic expressions.
  - ▣ Universal gates (**NAND** or **NOR**) to implement a circuit represented by a Boolean expression.
  - ▣ Concepts of active-LOW & active-HIGH logic signals.
  - ▣ Describing and measuring propagation delay time.

# Chapter 3-1 Boolean Constants and Variables

2

- Boolean algebra allows only two values—0 and 1.
  - ▣ **Logic 0** can be: *false, off, low, no, open switch.*
  - ▣ **Logic 1** can be: *true, on, high, yes, closed switch.*

Logic 0	Logic 1
False	True
Off	On
LOW	HIGH
No	Yes
Open switch	Closed switch

Boolean variables are often used to represent the voltage level present on a wire or at the input/output terminals of a circuit.

# Chapter 3-1 Boolean Constants and Variables

- Boolean 0 and 1 do not represent actual numbers but instead represent the state of a voltage variable, or what is called its **logic level**.
- A voltage in a digital circuit is said to be at the logic 0 level or the logic 1 level, depending on its actual numerical value.
- Boolean algebra is a means for expressing the relationship between a logic circuit's inputs and outputs.
- The inputs are considered logic variables whose logic levels at any time determine the output levels.
- There are no fractions, decimals, negative numbers, square roots, cube roots, logarithms, imaginary numbers, and so on.
  - The three basic logic operations:
    - OR, AND, and NOT.

## Chapter 3-2 Truth Table

4

- A truth table describes the relationship between the input and output of a logic circuit.
- The number of entries corresponds to the number of inputs.
  - ▣ A 2-input table would have  $2^2 = 4$  entries.
  - ▣ A 3-input table would have  $2^3 = 8$  entries.
  - ▣ A n-input table would have  $2^n$  entries.

# Chapter 3-2 Truth Table

5


Examples of truth tables with 2, 3, and 4 inputs.

Diagram illustrating a 2-input logic block and its corresponding truth table.

Inputs: A, B

Output: x

A	B	x
0	0	1
0	1	0
1	0	1
1	1	0



A	B	C	x
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

(b)

A	B	C	D	x
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

(c)

## Chapter 3-3 OR Operation With OR Gates

6

- The Boolean expression for the **OR** operation is:

$$X = A + B \text{ — Read as “X equals A OR B”}$$

The + sign does *not* stand for ordinary addition—it stands for the OR operation

- The OR operation is similar to addition, but when  $A = 1$  and  $B = 1$ , the OR operation produces:

$$1 + 1 = 1 \text{ not } 1 + 1 = 2$$

In the Boolean expression  $x = 1 + 1 + 1 = 1...$   
*x is true (1) when A is true (1) OR B is true (1) OR C is true (1)*

## Chapter 3-3 OR Operation With OR Gates


7

- An OR gate is a circuit with two or more inputs, whose output is equal to the OR combination of the inputs.
- The OR gate output will be HIGH whenever any input is HIGH

Truth table/circuit symbol for a two input OR gate.



OR

A	B	$x = A + B$
0	0	0
0	1	1
1	0	1
1	1	1



# Chapter 3-3 OR Operation With OR Gates

8







## Chapter 3-3 OR Operation With OR Gates

9

Truth table/circuit symbol for a three input OR gate.




A	B	C	$x = A + B + C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



## Chapter 3-3 OR Operation With OR Gates

10

**Example of the use of an OR gate in an alarm system.**



To activate an output function whenever any one of several inputs is activated.

# Chapter 3-4 AND Operations with AND gates

11

- The **AND** operation is similar to multiplication:


$$X = A \cdot B \cdot C \text{ — Read as “X equals A AND B AND C”}$$

The  $\bullet$  sign does *not* stand for ordinary multiplication—it stands for the AND operation.  
*x is true (1) when A AND B AND C are true (1)*

AND

A	B	$x = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


Truth table



— Gate symbol.

# Chapter 3-4 AND Operations with AND gates

12




The output of an AND gate is determined by realizing that it will be HIGH only when all inputs are HIGH at the same time.

## Chapter 3-4 AND Operations with AND gates

13

Truth table/circuit symbol for a three input AND gate.



A	B	C	$x = ABC$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



## Chapter 3-4 AND Operations with AND gates

14

The AND symbol on a logic-circuit diagram tells you output will go HIGH *only* when *all* inputs are HIGH.



The OR symbol means the output will go HIGH when *any* input is HIGH.

# Chapter 3-5 NOT Operation

15

- The Boolean expression for the **NOT** operation:

$$X = \overline{A} \text{ — Read as: “X equals NOT A”}$$

The overbar represents the NOT operation.

“X equals the *inverse* of A”

“X equals the *complement* of A”

$$A' = \overline{A}$$

Another indicator for inversion is the prime symbol (').

NOT		
A		$x = \overline{A}$
0		1
1		0



NOT Truth Table

The NOT operation is also referred to as **inversion** or **complementation**, and these terms will be used interchangeably

## Chapter 3-5 NOT Operation

16

A NOT circuit—commonly called an INVERTER.




- This circuit *always* has only a single input, and the out-put logic level is always *opposite* to the logic level of this input.
- The INVERTER inverts (*complements*) the input signal at all points on the waveform.
- Whenever the input = 0, output = 1, and vice versa



## Chapter 3-5 NOT Operation

17

### Typical application of the NOT gate.



This circuit provides an expression that is true when the button is not pressed.

## Summarized rules for OR, AND and NOT

*OR*

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 1$$

*AND*

$$0 \cdot 0 = 0$$

$$0 \cdot 1 = 0$$

$$1 \cdot 0 = 0$$

$$1 \cdot 1 = 1$$

*NOT*

$$\overline{0} = 1$$


$$\overline{1} = 0$$

These three basic Boolean operations  
can describe any logic circuit.


## Chapter 3-6 Describing Logic Circuits Algebraically

19

- If an expression contains both **AND** and **OR** gates, the **AND** operation will be performed first.




- Unless there is a parenthesis in the expression.




## Chapter 3-6 Describing Logic Circuits Algebraically

20


- Whenever an INVERTER is present, output is equivalent to input, with a bar over it.
  - Input  $A$  through an inverter equals  $\bar{A}$ .



(a)




(b)



# Chapter 3-6 Describing Logic Circuits Algebraically

21



## Chapter 3-7 Evaluating Logic Circuit Outputs

22

- Rules for evaluating a Boolean expression:
  - ▣ Perform all inversions of single terms.
  - ▣ Perform all operations within parenthesis.
  - ▣ Perform **AND** operation before an **OR** operation unless parenthesis indicate otherwise.
  - ▣ If an expression has a bar over it, perform operations inside the expression, and then invert the result.


$A = 0, B = 1, C = 1, \text{ and } D = 1.$

$$\begin{aligned}x &= \overline{A}BC(\overline{A + D}) \\&= \overline{0} \cdot 1 \cdot 1 \cdot (\overline{0 + 1}) \\&= 1 \cdot 1 \cdot 1 \cdot (\overline{0 + 1}) \\&= 1 \cdot 1 \cdot 1 \cdot (\overline{1}) \\&= 1 \cdot 1 \cdot 1 \cdot 0 \\&= 0\end{aligned}$$

## Chapter 3-7 Evaluating Logic Circuit Outputs

23


- The best way to analyze a circuit made up of multiple logic gates is to use a truth table.
  - ▣ It allows you to analyze one gate or logic combination at a time.
  - ▣ It allows you to easily double-check your work.
  - ▣ When you are done, you have a table of tremendous benefit in troubleshooting the logic circuit.



## Chapter 3-7 Evaluating Logic Circuit Outputs

24

- The first step after listing all input combinations is to create a column in the truth table for each intermediate signal (node).



A	B	C	$u = \bar{A}$	$v = \bar{A}B$	$w = BC$	$x = v + w$
0	0	0	1			
0	0	1	1			
0	1	0	1			
0	1	1	1			
1	0	0	0			
1	0	1	0			
1	1	0	0			
1	1	1	0			


Node  $u$  has been filled as the complement of  $A$



## Chapter 3-7 Evaluating Logic Circuit Outputs

25

- The next step is to fill in the values for column  $v$ .




A	B	C	$u = \bar{A}$	$v = \bar{A}B$	$w = BC$	$x = v + w$
0	0	0	1	0		
0	0	1	1	0		
0	1	0	1	1		
0	1	1	1	1		
1	0	0	0	0		
1	0	1	0	0		
1	1	0	0	0		
1	1	1	0	0		

$v = \bar{A}B$  — Node  $v$  should be HIGH when  $A$  (node  $u$ ) is HIGH AND  $B$  is HIGH

## Chapter 3-7 Evaluating Logic Circuit Outputs

26

- The third step is to predict the values at node  $w$  which is the logical product of  $BC$ .




A	B	C	$u = \bar{A}$	$v = \bar{A}B$	$w = BC$	$x = v + w$
0	0	0	1	0	0	
0	0	1	1	0	0	
0	1	0	1	1	0	
0	1	1	1	1	1	
1	0	0	0	0	0	
1	0	1	0	0	0	
1	1	0	0	0	0	
1	1	1	0	0	1	

This column is HIGH whenever  $B$  is HIGH AND  $C$  is HIGH

## Chapter 3-7 Evaluating Logic Circuit Outputs

27

- The final step is to logically combine columns  $v$  and  $w$  to predict the output  $x$ .



A	B	C	$u = \bar{A}$	$v = \bar{A}B$	$w = BC$	$x = v + w$
0	0	0	1	0	0	0
0	0	1	1	0	0	0
0	1	0	1	1	0	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	0	0	0
1	1	1	0	0	1	1

Since  $x = v + w$ , the  $x$  output will be HIGH when  $v$  OR  $w$  is HIGH

# Chapter 3-7 Evaluating Logic Circuit Outputs

28




Table of logic state  
at each node of the  
circuit shown.


A	B	C	D	$t = \overline{ABC}$	$u = A + D$	$v = \overline{A + D}$	$x = tv$
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	1	1
0	1	1	1	1	1	0	0
1	0	0	0	0	1	0	0
1	0	0	1	0	1	0	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	0	0
1	1	0	0	0	1	0	0
1	1	0	1	0	1	0	0
1	1	1	0	0	1	0	0
1	1	1	1	0	1	0	0

# Chapter 3-8 Implementing Circuits From Boolean Expressions

29

- It is important to be able to draw a logic circuit from a Boolean expression.
- ▣ The expression  $X = A \cdot B \cdot C$ , could be drawn as a three input **AND** gate.

A circuit with output  $y = AC + B\bar{C} + \bar{A}BC$  contains three terms which are ORed together.




...and requires a three-input OR gate.

# Chapter 3-8 Implementing Circuits From Boolean Expressions

30


- Each **OR** gate input is an **AND** product term,
  - An **AND** gate with appropriate inputs can be used to generate each of these terms.



# Chapter 3-8 Implementing Circuits From Boolean Expressions

31

Circuit diagram to implement  $x = (A + B)(\bar{B} + C)$



## Review Question

1. Draw the circuit diagram that implements the expression  $x = \bar{A}BC(\overline{A + D})$  using gates with no more than three inputs.
2. Draw the circuit diagram for the expression  $y = AC + B\bar{C} + \bar{A}BC$ .
3. Draw the circuit diagram for  $x = [D + (\overline{A + B})C] \cdot E$ .

## Chapter 3-9 NOR Gates and NAND Gates

32


- Combine basic **AND**, **OR**, and **NOT** operations.
  - ▣ Simplifying the writing of Boolean expressions
- Output of **NAND** and **NOR** gates may be found by determining the output of an **AND** or **OR** gate, and inverting it.
  - ▣ The truth tables for **NOR** and **NAND** gates show the complement of truth tables for **OR** and **AND** gates.



## Chapter 3-9 NOR Gates and NAND Gates

33

- The **NOR** gate is an inverted **OR** gate.
  - An inversion “bubble” is placed at the output of the OR gate, making the Boolean output expression  $x = \overline{A + B}$





		OR		NOR	
A	B	$A + B$		$\overline{A + B}$	
0	0	0		1	
0	1	1		0	
1	0	1		0	
1	1	1		0	

## Chapter 3-9 NOR Gates and NAND Gates

34


Output waveform of a **NOR** gate for the input waveforms shown here.



## Chapter 3-9 NOR Gates and NAND Gates

35

- The NAND gate is an inverted AND gate.
  - An inversion “bubble” is placed at the output of the AND gate, making the Boolean output expression  $x = \overline{AB}$




		AND		NAND	
A	B	AB		$\overline{AB}$	
0	0	0		1	
0	1	0		1	
1	0	0		1	
1	1	1		0	


## Chapter 3-9 NOR Gates and NAND Gates

36

Output waveform of a **NAND** gate




Logic circuit with the expression  $x = \overline{AB \cdot (\overline{C + D})}$  using only NOR and NAND gates.



### 3-10 Exclusive OR and Exclusive NOR Circuits

- The exclusive **OR (XOR)** produces a HIGH output whenever the two inputs are at *opposite* levels.




A	B	x
0	0	0
0	1	1
1	0	1
1	1	0

Output expression:  $x = \bar{A}B + A\bar{B}$

This circuit produces a HIGH output whenever the two inputs are at opposite levels.

## 3-10 Exclusive OR and Exclusive NOR Circuits

Traditional **XOR** gate symbol.



An **XOR** gate has only *two* inputs, combined so that  $x = \bar{A}B + A\bar{B}$ .

A shorthand way indicate the **XOR** output expression is:  $x = A \oplus B$ .

...where the symbol  $\oplus$  represents the **XOR** gate operation.

Output is HIGH only when the two inputs are at different levels.

### Quad **XOR** chips containing four **XOR** gates.


74LS86 Quad **XOR** (TTL family)

74C86 Quad **XOR** (CMOS family)

74HC86 Quad **XOR** (high-speed CMOS)

## 3-10 Exclusive OR and Exclusive NOR Circuits

- The exclusive **NOR** (**XNOR**) produces a HIGH output whenever the two inputs are at the *same* level.
  - **XOR** and **XNOR** outputs are opposite.




A	B	x
0	0	1
0	1	0
1	0	0
1	1	1

Output expression:  $x = AB + \bar{A}\bar{B}$

**XNOR produces a HIGH output whenever the two inputs are at the same levels.**

## 3-10 Exclusive OR and Exclusive NOR Circuits

Traditional **XNOR** gate symbol.



An **XNOR** gate has only *two* inputs, combined so that  $x = AB + \overline{A}\overline{B}$ .

A shorthand way indicate the **XOR** output expression is:  $x = \overline{A \oplus B}$ .

**XNOR** represents inverse of the **XOR** operation.

Output is HIGH only when the two inputs are at the same level.

**Quad XNOR chips with four XNOR gates.**

74LS266 Quad **XNOR** (TTL family)


74C266 Quad **XOR** (CMOS)

74HC266 Quad **XOR** (high-speed CMOS)




## 3-10 Exclusive OR and Exclusive NOR Circuits

**Truth table and circuit for detecting equality of two-bit binary numbers.**




$x_1$	$x_0$	$y_1$	$y_0$	$z$ (Output)
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

# 3-10 Exclusive OR and Exclusive NOR Circuits




How an **XNOR** gate may be used to simplify circuit implementation.



## 3-11 Parity Generator and Checker


**XOR** and **XNOR** gates are useful in circuits for parity generation and checking.



# Chapter 3-12 Boolean Theorems


44

The theorems or laws that follow may represent an expression containing more than one variable.




(1)  $x \cdot 0 = 0$

Theorem (2) is also obvious by comparison with ordinary multiplication.



(2)  $x \cdot 1 = x$



(3)  $x \cdot x = x$


Prove Theorem (3) by trying each case.

If  $x = 0$ , then  $0 \cdot 0 = 0$

If  $x = 1$ , then  $1 \cdot 1 = 1$

Thus,  $x \cdot x = x$


Theorem (4) can be proved in the same manner.



(4)  $x \cdot \bar{x} = 0$


# Chapter 3-12 Boolean Theorems

45




(5)  $x + 0 = x$

Theorem (6) states that if any variable is ORed with 1, the is always 1.  
Check values:  $0 + 1 = 1$  and  $1 + 1 = 1$ .




(6)  $x + 1 = 1$



(7)  $x + x = x$

Theorem (7) can be proved by checking for both values of  $x$ :  
 $0 + 0 = 0$  and  $1 + 1 = 1$ .

Theorem (8) can be proved similarly.



(8)  $x + \bar{x} = 1$

# Chapter 3-1 2 Boolean Theorems

46

## Multivariable Theorems

Commutative laws

$$(9) \quad x + y = y + x$$

$$(10) \quad x \cdot y = y \cdot x$$

Associative laws

$$(11) \quad x + (y + z) = (x + y) + z = x + y + z$$

$$(12) \quad x(yz) = (xy)z = xyz$$

Distributive law

$$(13a) \quad x(y + z) = xy + xz$$

$$(13b) \quad (w + x)(y + z) = wy + xy + wz + xz$$

## Chapter 3-1 2 Boolean Theorems

47

Theorems (14) and (15) do not have counterparts in ordinary algebra. Each can be proved by trying all possible cases for  $x$  and  $y$ .

$$\begin{aligned} (14) \quad & x + \overline{xy} = x \\ (15a) \quad & \overline{x} + \overline{xy} = \overline{x} + y \\ (15b) \quad & \overline{x} + xy = \overline{x} + y \end{aligned}$$

Analysis table & factoring  
for Theorem (14)

$$\begin{aligned} x + xy &= x(1 + y) \\ &= x \cdot 1 && \text{[using theorem (6)]} \\ &= x && \text{[using theorem (2)]} \end{aligned}$$

x	y	xy	x + xy
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

## Chapter 3-1 3 DeMorgan's theorems

48

- **DeMorgan's theorems** are extremely useful in simplifying expressions in which a product or sum of variables is inverted.

$$(16) \quad \overline{(x + y)} = \bar{x} \cdot \bar{y}$$

**Theorem (16)** says inverting the OR sum of two variables is the same as inverting each variable individually, then ANDing the inverted variables.

$$(17) \quad \overline{(x \cdot y)} = \bar{x} + \bar{y}$$

**Theorem (17)** says inverting the AND product of two variables is the same as inverting each variable individually and then ORing them.

Each of DeMorgan's theorems can readily be proven by checking for all possible combinations of  $x$  and  $y$ .




## Chapter 3-13 DeMorgan's Theorems


49

Equivalent circuits implied by Theorem (16)

$$(16) \quad \overline{(x + y)} = \bar{x} \cdot \bar{y}$$



The alternative symbol  
for the NOR function.




## Chapter 3-13 DeMorgan's Theorems


50

Equivalent circuits implied by Theorem (17)

$$(17) \quad \overline{(x \cdot y)} = \bar{x} + \bar{y}$$



The alternative symbol for the NAND function.



## Chapter 3 - Example

51

### Example

Simplify the following expression using DeMorgan's theorems

(a)  $\overline{(A + B + C)D}$

(b)  $\overline{ABC + DEF}$

(c)  $\overline{A\overline{B} + \overline{C}D + EF}$

### Solution

- (a) Let  $A + B + C = X$  and  $D = Y$ . The expression  $\overline{(A + B + C)D}$  is of the form  $\overline{XY} = \overline{X} + \overline{Y}$  and can be rewritten as

$$\overline{(A + B + C)D} = \overline{A + B + C} + \overline{D}$$

Next, apply DeMorgan's theorem to the term  $\overline{A + B + C}$ .

$$\overline{A + B + C} + \overline{D} = \overline{A}\overline{B}\overline{C} + \overline{D}$$

## Chapter 3 - Example

52

- (b) Let  $ABC = X$  and  $DEF = Y$ . The expression  $\overline{ABC + DEF}$  is of the form  $\overline{X + Y} = \overline{X} \overline{Y}$  and can be rewritten as

$$\overline{ABC + DEF} = (\overline{ABC})(\overline{DEF})$$

Next, apply DeMorgan's theorem to each of the terms  $\overline{ABC}$  and  $\overline{DEF}$ .

$$(\overline{ABC})(\overline{DEF}) = (\overline{A} + \overline{B} + \overline{C})(\overline{D} + \overline{E} + \overline{F})$$

- (c) Let  $\overline{AB} = X$ ,  $\overline{CD} = Y$ , and  $EF = Z$ . The expression  $\overline{\overline{AB} + \overline{CD} + EF}$  is of the form  $\overline{X + Y + Z} = \overline{X} \overline{Y} \overline{Z}$  and can be rewritten as

$$\overline{\overline{AB} + \overline{CD} + EF} = (\overline{\overline{AB}})(\overline{\overline{CD}})(\overline{EF})$$

Next, apply DeMorgan's theorem to each of the terms  $\overline{\overline{AB}}$ ,  $\overline{\overline{CD}}$ , and  $\overline{EF}$ .

$$(\overline{\overline{AB}})(\overline{\overline{CD}})(\overline{EF}) = (\overline{A} + B)(C + \overline{D})(\overline{E} + \overline{F})$$

# Chapter 3-14 Universality of NAND and NOR Gates


53

- **NAND** or **NOR** gates can be used to create the three basic logic expressions.
  - ▣ **OR, AND,** and **INVERT.**
    - Provides flexibility—very useful in logic circuit design.

# Chapter 3-14 Universality of NAND and NOR Gates

54


**How combinations of NANDs or NORs are used to create the three logic functions.**





**It is possible, however, to implement any logic expression using *only* NAND gates and no other type of gate, as shown.**

# Chapter 3-14 Universality of NAND and NOR Gates



55




(a)



(b)



(c)



**NOR gates can be arranged to implement any of the Boolean operations, as shown.**




## Chapter 3-15 Example

56

**A logic circuit to generate a signal  $x$ , that will go HIGH whenever conditions  $A$  and  $B$  exist simultaneously, or whenever conditions  $C$  and  $D$  exist simultaneously.**

**The logic expression will be  $x = AB + CD$ .**

Each of the TTL ICs shown here will fulfill the function. Each IC is a *quad*, with *four* identical gates on one chip






# Chapter 3-15 Example

57


## Possible Implementations # 1



# Chapter 3-15 Example

58

## Possible Implementations #2



# Chapter 3-16 Alternate Logic-Gate Representations

59

- To convert a standard symbol to an alternate:
  - ▣ Invert each input and output in standard symbols.
    - Add an inversion bubble where there are none.
    - Remove bubbles where they exist.



# Chapter 3-16 Alternate Logic-Gate Representations

60


- Points regarding logic symbol equivalences:
  - ▣ The equivalences can be extended to gates with *any* number of inputs.
  - ▣ None of the standard symbols have bubbles on their inputs, and all the alternate symbols do.
  - ▣ Standard & alternate symbols for each gate represent the same physical circuit.
  - ▣ **NAND** and **NOR** gates are inverting gates.
    - Both the standard and the alternate symbols for each will have a bubble on *either* the input or the output.
  - ▣ **AND** and **OR** gates are *noninverting* gates.
    - The alternate symbols for each will have bubbles on *both* inputs and output.

# Chapter 3-16 Alternate Logic-Gate Representations

61


- Active-HIGH – an input/output has *no* inversion bubble.
- Active-LOW – an input or output has an inversion bubble.

Interpretation of the two **NAND** gate symbols.



Output goes LOW only when *all* inputs are HIGH.

(a)




Output is HIGH when *any* input is LOW.

(b)


# Chapter 3-16 Alternate Logic-Gate Representations

62

Interpretation of the two **OR** gate symbols.



Output goes HIGH when *any* input is HIGH.



Output goes LOW only when *all* inputs are LOW.

# Chapter 3-16 Alternate Logic-Gate Representations


63

The alternate symbol for each gate is obtained from the standard symbol by doing the following:

- Invert each input and output of the standard symbol. This is done by adding bubbles (small circles) on input and output lines that do not have bubbles and by removing bubbles that are already there.
- Change the operation symbol from AND to OR, or from OR to AND. (In the special case of the INVERTER, the operation symbol is not changed.)

# Chapter 3-16 Alternate Logic-Gate Representations

64






# Chapter 3-17 Which Gate Representation to Use

65

## Active Logic Levels


When an input or output line on a logic circuit symbol has no bubble on it, that line is said to be active-HIGH.

When an input or output line does have a bubble on it, that line is said to be active-LOW.



Output goes LOW only when *all* inputs are HIGH.

(a)




Output is HIGH when *any* input is LOW.

(b)

# Chapter 3-17 Which Gate Representation to Use

66


Proper use of alternate gate symbols in the circuit diagram can make circuit operation much clearer.




Original circuit using standard NAND symbols.

A	B	C	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Equivalent representation where output Z is active-HIGH.



Equivalent representation where output Z is active-LOW.



## Chapter 3-17 Which Gate Representation to Use

67

- When a logic signal is in the *active* state (HIGH or LOW) it is said to be *asserted*.
- When a logic signal is in the *inactive* state (HIGH or LOW) it is said to be *unasserted*.

A bar over a signal  
means asserted  
(active) LOW.

$\overline{RD}$

Absence of a bar  
means asserted  
(active) HIGH

$RD$

## Chapter 3-17 Which Gate Representation to Use

68

- An output signal can have two active states, with an important function in the HIGH state, and another in the LOW state.
  - ▣ It is customary to label such signals so both active states are apparent.

**A common example is the read/write signal.**

**$RD/\overline{WR}$**


When this signal is HIGH, the read operation ( $RD$ ) is performed; when it is LOW, the write operation ( $\overline{WR}$ ) is performed.

- When possible, choose gate symbols so bubble outputs are connected to bubble input.
  - ▣ Nonbubble outputs connected to nonbubble inputs.

## Chapter 3-1 8 Propagation Delay

69

- Propagation delay is the time it takes for a system to produce output after it receives an input.
  - ▣ Speed of a logic circuit is related to propagation delay.
- Parts to implement logic circuits have a data sheet that states the value of propagation delay.
  - ▣ Used to assure that the circuit can operate fast enough for the application.




## Chapter 3 - Example

70

### Example 1

Write the Boolean expression for output x

Determine the value of x for all possible input conditions, and list the values in a truth table.



## Chapter 3 - Example

71

### Example 2

For each of the following expressions, construct the corresponding logic circuit, using AND and OR gates and INVERTERS.

$$(a) \star x = \overline{AB(C + D)}$$

$$(b) \star z = \overline{A + B + \overline{CDE}} + \overline{BCD}$$

$$(c) y = (\overline{M + N + PQ})$$

$$(d) x = \overline{W + P\overline{Q}}$$

$$(e) z = MN(P + \overline{N})$$

$$(f) x = (A + B)(\overline{A} + \overline{B})$$

$$(g) g = AC + \overline{BC}$$

$$(h) h = \overline{\overline{AB} + \overline{CD}}$$

## Chapter 3 - Example

72

### Example 3

Simplify the following expression.

(a)  $(\bar{A} + B)(A + C)$

(b)  $A\bar{B} + A\bar{B}C + A\bar{B}CD + A\bar{B}CDE$

(c)  $BC + \overline{BCD} + B$

(d)  $(B + \bar{B})(BC + B\bar{C}\bar{D})$

(e)  $BC + (\bar{B} + \bar{C})D + BC$

### Example 4

Simplify the following expression using DeMorgan's theorems

$$\frac{\overline{(\bar{A} + B) + \bar{C}}}{\overline{(\bar{A} + B) + CD}} \cdot \overline{(A + B)\bar{C}\bar{D} + E + \bar{F}}$$

(a)  $\star \overline{\overline{ABC}}$

(d)  $\overline{A + \bar{B}}$

(g)  $\star \overline{A(\bar{B} + \bar{C})D}$

(b)  $\overline{\bar{A} + \bar{B}C}$

(e)  $\star \overline{\overline{AB}}$

(h)  $\overline{(M + \bar{N})(\bar{M} + N)}$

(c)  $\star \overline{ABCD}$

(f)  $\overline{\bar{A} + \bar{C} + \bar{D}}$

(i)  $\overline{\overline{ABCD}}$



## Chapter 3 - Example

73

### Example 5

Simplify the following expression.

$$[\overline{A}\overline{B}(C + BD) + \overline{A}\overline{B}]C$$

$$\overline{A}BC + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + ABC$$

$$\overline{AB} + \overline{AC} + \overline{A}\overline{B}C$$

### Example 6

Simplify the following expression.

$$(a) \quad CE + C(E + F) + \overline{E}(E + G)$$

$$(c) \quad (C + CD)(C + \overline{C}D)(C + E)$$

$$(e) \quad BCD[BC + \overline{D}(CD + BD)]$$

$$(b) \quad \overline{B}\overline{C}D + (\overline{B} + \overline{C} + \overline{D}) + \overline{B}\overline{C}\overline{D}E$$

$$(d) \quad BCDE + BC(\overline{D}\overline{E}) + (\overline{BC})DE$$