

Name:
Student ID:

Analog Electronics

Homework # 1

Due date: March 23, 2020

Problem 1: BJT current steering circuit

For the circuit in Figure 1, every transistor is the same and has $|V_{BE}| = 0.7\text{ V}$ and $\beta = \infty$. Find I , V_1 , V_2 , V_3 , V_4 , and V_5 for $R = 50\text{ k}\Omega$. State briefly what will happen to I if β is finite




Figure 1

Problem 2: MOS current-steering circuit

The current-steering circuit of Figure 2 is fabricated in a CMOS technology for which $\mu_n C_{ox} = 400\text{ }\mu\text{A/V}^2$, $\mu_p C_{ox} = 100\text{ }\mu\text{A/V}^2$, $V_{tn} = 0.5\text{ V}$, $V_{tp} = -0.5\text{ V}$, $V'_{An} = 5\text{ V}/\mu\text{m}$, and $|V'_{Ap}| = 5\text{ V}/\mu\text{m}$. If all devices have $L = 0.5\text{ }\mu\text{m}$, design the circuit so that $I_{REF} = 20\text{ }\mu\text{A}$, $I_2 = 100\text{ }\mu\text{A}$, $I_3 = I_4 = 40\text{ }\mu\text{A}$, and $I_5 = 80\text{ }\mu\text{A}$. Use the minimum possible device widths needed to achieve proper operation of the current source Q_2 for voltages at its drain as high as $+0.8\text{ V}$ ($V_{D2,max} = 0.8\text{ V}$) and proper operation of the current sink Q_5 with voltages at its drain as low as -0.8 V ($V_{D5,min} = -0.8\text{ V}$).

- Specify the widths of all devices and the value of R .
- Find the output resistance of the current source Q_2 and the output resistance of the current sink Q_5 .

Problem 3: Basic Gain Cell

a) Express the overall voltage gain v_o/v_i in terms of g_m and r_o of Q_1 and Q_2 .

2

Problem 4: The MOS Cascode

Design the CMOS cascode amplifier in Figure 4 for the following specifications: $g_{m1} = 1.5 \text{ mA/V}$ and $A_v = -300 \text{ V/V}$. Assume that for the available fabrication process, $|V_A'| = 5 \text{ V}/\mu\text{m}$ for both NMOS and PMOS devices and that $\mu_n C_{ox} = 500 \mu\text{A/V}^2$, $\mu_p C_{ox} = 200 \mu\text{A/V}^2$. Use the same channel length L for all devices and operate all of them at $|V_{OV}| = 0.5 \text{ V}$. Determine L , the bias current I (I_{D1}), and the W/L ratio for each transistor. Assume that suitable bias voltages have been chosen, and neglect the Early effect in determining the W/L ratios




Figure 4