


- a)after making A=1 , b=1 and making c=1 we'll get Y=1 or 100110111 b)To Initialize(reset) the flipflops to zero START pulse is needed
- c.

USING D FLIPFLOP



- 3)
- a)

- The given circuit is (modD8) Counter.

 Input start by clk pulse.

 Initial output state is 000 =) binary "o"

 As clk pulses negative edge corrivor, the output state increments by 1 and untill binary "o" or 111.

 and starts again from 000 ite; binary "o"
 - -) So after 13 clk pulses the output state is given as 13%8 = 5 (101).

 The count is 5.
- -) After 99 clock pulses the count is 99%8 i.e., 8)99 (12

 16
 3) answer

=)990/08 = 3 ·=) (ount = 3 (011)

-s Affer 256 pulses the count is 256%8 ine ,

8) 256/32
250
Owarsw

The count is 0 (000)


(b) The output stats at 100 i.e., bindry Value "4"

The output after 13 pulses is (13-4) % 8


=) 9.1.8 = 1 (001)

b)


6) The output stats at 100 i.e., bindry value "4" The output after 13 pulses is (13-4) %8 -)91.8 = 1 (001) Count = 1 after 13 pulses -> after 99 pulses => (99-4).8 z) 95 % 8 -s after 256 pulses =) (256-4) 0/.8 Count = 4 after 256 pulses




after connecting 4th JK fliptlop the circuit becomes mod 24 counter =) mod 16 counter.





4)




5)










From the STD, the counter gate goes through 12 distinct states the IC counter circuit works as MOD-12 c)

frequency at QD (MSB) is 1/12 of CLK frequency

a) Timing diagram for outputs QD QC QB QA

CLK

c)




the counter gate goes through 10 distinct states (1010 to 0001). It does not go to 0000 because LOAD goes LOW after few nanoseconds. So, the IC counter circuit works as MOD-10

1010 --> 1001--> 1000 --> 0111-->0110 --> 0101 --> 0101 --> 0011--> 0010 --> 0001 (10 to 1)


So, DOWN counter


Can produce same modulus counters (MOD-10) but cannot produce the same counting sequence (while the 74HC190 counting upward, the 74HC191 counting downward)

10. Analyze the synchronous counter in the following figure. Draw its timing diagram and determine the counter's modulus.





- 11. Design a synchronous counter:
- a. Design a synchronous counter using J-K FFs that has the following sequence: 000, 010, 101, 110, and repeat. The undesired (unused) states 001, 011, 100, and 111 must always go to 000 on the next clock pulse.
- b. Redesign the counter of part (a) without any requirement on the unused states; that is, their NEXT states can be don't cares. Compare with the design from (a).






12. Draw a schematic to create a recycling, MOD-5 counter that produces the count sequence:





b. 5, 4, 2, 1, 0, and repeats with a 74ALS190



13. Design a MOD-100, BCD counter using either two 74HC160 or two 74HC162 chips and any necessary gates. The IC counter chips are to be synchronously cascaded together to produce the BCD count sequence for 0 to 99. The MOD-100 is to have two control inputs, an active-HIGH count enable (EN) and an active-HIGH, synchronous load (LD). Label the counter outputs Q0, Q1, Q2, etc., with Q0 = LSB. Which set of outputs represents the 10s digit?

74ALS160 or 74ALS162 is a decade counter (MOD-10) which counts from 0000 to 1001.

Counter ICs can be cascaded together to produce a counter of higher counting range. A MOD100 BCD counter can be designed using counters ICs.

A MOD-100 counter is designed using two 74HC160. It is mentioned that the control inputs to this counter are active-HIGH enable (EN) and an active HIGH synchronous load (LD).

