Digital Logic Design Laboratory

Lab 6

Flip Flops and Counters

Full name: Nguyễn Đình Ngọc Huy-EEEEIU22020

Lê Quang Thông- EEACIU22222

Student number: 2

Date Submitted: [24/12/2023]

Date Performed: [18/12/2023]

Lab Section: [6]

Course Instructor: [Ph.D V.Q.Bao]

GRADING GUIDELINE FOR LAB REPORT

Numb er	Content			Score	Comment
	Format (max 9%)	<u> </u>			
1	- Font type	Yes	No		
	- Font size	Yes	No		
	- Lab title	Yes	No		
	- Page number	Yes	No		
	- Table of contents	Yes	No		
	- Header/Footer	Yes	No		
	- List of figures (if exists)	Yes	No		
	- List of tables (if exists)	Yes	No		
	- Lab report structure	Yes	No		
2	English Grammar and Sp 6%)	elling (max		
	- Grammar	Yes	No		
	- Spelling	Yes	No		
3	Data and Result Analysis	(max 8	35%)		
	Total Score				

•	10	na	. T 1	110	\sim
. 7	w	112			т.

Date:



THITERNATION PROPERTY OF THE P

INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING

I. Objectives

In this laboratory, students will study:

- Understand the operation of Flip Flops.
- Use a Flip Flops and design/implement a circuit based on a function definition.
- Design a counter based on Flip Flops

II. Procedure

1. Investigate Flip Flops (FF)

Flip flops are one of the most fundamental electronic components. These are used as one-bit storage elements, clock dividers and it can make counters, shift registers and storing registers by connecting the flip flops in particular sequences.

a. JK- Flip Flops

Given the JK Flip Flop as shown in Figure 1. The J-K flip-flop is the most versatile of the basic flip-flops. It has two inputs, traditionally labeled J and K. If J and K are different then the output Q takes the value of J at the next clock edge.




Figure 1. JK Flip Flop




Built the truth table:

J	K	CLK	Q ⁺
			No
0	0	\downarrow	change
0	1	\	0
1	0	↓	1
1	1	1	Toggle

What is the usage of and?

used to set the output to HIGH regardless of the state of the clock used to set the output to LOW, or "reset" the output Q to zero, regardless of clock' state

Implement the circuit (Figure 1) via simulation software and paste the result in here



b. D- Flip Flops

The D flip-flop tracks the input, making transitions with match those of the input D. The D stands for "data"; this flip-flop stores the value that is on the data line. It can be thought of as a basic memory cell.




Figure 2. D Flip Flop


Built the truth table:

D	CLK	$\mathbf{Q}^{\scriptscriptstyle +}$
0	1	0
1	1	1

What is the usage of and?

used to set the output to HIGH regardless of the state of the clock used to set the output to LOW, or"reset" the output Q to zero, regardless of clock's state.

Implement the circuit (Figure 2) via simulation software and paste the result in here



c. Convert JK-FF into D-FF

From the block diagram shown in figure 3, design the circuit to convert JK-FF to D-FF:





Figure 3. Convert JK-FF into D-FF



Implement the circuit via simulation software and paste the result in here



D-FF table:

Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

K-map for J:

D/Qn	0	1
0	0	X
1	1	X

⇒ J=D

K-map for K:

D/Qn	0	1
0	X	D
1	X	3

⇒ K=**D**′

Make comment on the results

By setting J=D and K=D' in a JK Flip-Flop, it behaves like a D Flip-Flop. This simplifies control since D Flip-Flop has only one input to manage, making it easier for circuit design and management.

2. Analyze and design asynchronous counters

a. Implement an asynchronous up counter having M = 8 using J-K Flip Flop

Implement the below circuit in Figure 4. Control (SW1) and (SW2) to make the circuit operate.





Figure 4. Logic diagram

HAINING THE TOTAL TO THE THE TOTAL T

INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING

Implement the circuit via simulation software and paste the result in here



Make comment on the results:

This asynchronous counter, designed with three JK Flip-flops, effectively counts from 0 to 7 upon receiving eight clock pulses. It exhibits the 'ripple' effect, where state changes sequentially propagate through the flip-flops. While simple and suitable for low-speed operations, it can present timing issues at higher speeds due to this ripple delay.

b. Design an asynchronous up counter having M = 6 by using J-K Flip Flop

Show the way to make it (step by step)

Step 1: Determine the flip-flops will be used for given M=6

MOD-N: counter contains N-states => 5 states run form 0-5

$$2^n \geq N$$

$$2^n \geq 6$$

For these given values, so we need at least 3 Flip-Flops.

Step 2: Determine the number of states of MOD-6: 000-001-010-011-100-101-back to

000. We force 110 to be $000 \Rightarrow Q2'Q1'Q'$

Step 3: Write the truth table of MOD-6 asynchronous counter:




Decimal	Q_1	Q_2	Q_3
Number			
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
SET to 0	Q1'	Q2'	Q3

$$Y = Q_1' + Q_2' + Q_3$$

Step 4: Using logic gate to implement the circuit

Implement the circuit via simulation software and paste the result in here



Make comments on the results:

The implementation of an asynchronous up counter with M=6 using three JK Flip-Flops is successful. The counter effectively cycles through states, counting from 0 to 5 in binary, and resets when reaching state 6. This demonstrates the correct operation of the MOD-6 counter.

c. Implement an asynchronous 3-bit down counter having $\mathbf{M}=\mathbf{8}$ by using J-K Flip Flop

Implement the below circuit shown in Figure 5. The (SW1) and (SW2) inputs are in the appropriate states to make the circuit operate:





Figure 5. Logic diagram

Implement the circuit via simulation software and paste the result in here



Make comment on the results

TERNATION OF THE WAY TO SHARE THE WAY THE WAY

INTERNATIONAL UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING

The asynchronous 3-bit down counter effectively counts from 7 to 0 using three JK Flip-Flops. This design is successful in creating a ripple effect where changes in state propagate through the flip-flops.

d. Implement an asynchronous 3-bit counter having M=8, with a control for up/down counting.

Implement the below circuit shown in Figure 6. The (SW1) and (SW2) inputs are in the appropriate states to make the circuit operate:




Figure 6. Logic diagram

Implement the circuit via simulation software and paste the result in here Design a control for up/down counter (MOD 8):

- Down: $M=1 \rightarrow Q$ is considered to the clock
- Up: $M=0 \rightarrow Q$ is considered to the clock

M	Q	Q'	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0




1	0	1	1
1	1	0	0
1	1	1	1

K-map simplify:

MQ\Q'	0	1
00	0	0
01	1	1
11	0	1
10	0	1

\Rightarrow M'Q+MQ'= $M \oplus Q$



Make comment on the results

We have to design the up counter and down counter separately, A mode control input (M) is used to select either up or down mode.

The asynchronous 3-bit counter with up/down control effectively toggles between counting up and down based on the control input M. This is achieved using an XOR operation between M and Q. The design is versatile, allowing for dynamic control of counting direction.

