

Digital Logic Design

Chapter 1: System of Numeration

1. System of Numeration Conversion

Table 1: Conversion between two different base numbers.

	Binary	Octal	Decimal	Hexadecimal
Binary	1	$(B_{3j+2}B_{3j+1}B_{3j} \dots B_2B_1B_0)_2$ $= (O_j \dots O_0)_8$	$(A_j \dots A_0)_2 = \sum_{i=0}^j A_i 2^i$	$(B_{4j+3}B_{4j+2}B_{4j+1}B_{4j} \dots B_2B_1B_0)_2$ $= (H_j \dots H_0)_{16}$
Octal	$(O_j \dots O_0)_8$ $= (B_{3j+2}B_{3j+1}B_{3j} \dots B_2B_1B_0)_2$	1	$(A_j \dots A_0)_8 = \sum_{i=0}^j A_i 8^i$	$(O_{2j+1}O_{2j} \dots O_1O_0)_{16}$ $= (H_j \dots H_0)_{16}$
Decimal	Division by 2 rule	Division by 8 rule	1	Division by 16 rule
Hexa-decimal	$(H_j \dots H_0)_{16}$ $= (B_{4j+3}B_{4j+2}B_{4j+1}B_{4j} \dots B_2B_1B_0)_2$	$(H_j \dots H_0)_{16}$ $= (O_{2j+1}O_{2j} \dots O_1O_0)_{16}$	$(A_j \dots A_0)_{16} = \sum_{i=0}^j A_i 16^i$	1

Note that:

1. **Table 1** shows the way to convert a number at base of row to number at base of column.
2. $B_j, O_j,$ and H_j are notations for the digit of number in Binary, Octal, Hexa-decimal, respectively.
3. See **Table 2** to converse between Binary, Octal, and Hexadecimal.

Example:

$$(1110 \ 1100 \ 0011)_2 = (EC3)_{16}; \quad (111 \ 011 \ 000 \ 011)_2 = (7303)_8$$

$$(1100 \ 0011)_2 = 1.2^7 + 1.2^6 + 0.2^5 + 0.2^4 + 0.2^3 + 0.2^2 + 1.2^1 + 1.2^0 = 195$$

$$(EC3)_{16} = 14.16^2 + 12.16^1 + 3.16^0 = 3779$$

Table 2: First 16 numbers in some special system of numeration.

Decimal	Binary	Octal	Hexa-decimal	Decimal	Binary	Octal	Hexa-decimal
0	0000	00	0	8	1000	10	8
1	0001	01	1	9	1001	11	9
2	0010	02	2	10	1010	12	A
3	0011	03	3	11	1011	13	B
4	0100	04	4	12	1100	14	C
5	0101	05	5	13	1101	15	D
6	0110	06	6	14	1110	16	E
7	0111	07	7	15	1111	17	F

Digital Logic Design

Chapter 2: Boolean Algebra and Logic Components

1. Boolean Theorems

$$A \cdot 0 = 0$$

$$1 + A = 1$$

Table 3: Boolean algebra properties.

$$A \cdot A = A$$

$$A + A = A$$

Property	AND	OR
Commutative	$AB = BA$	$A + B = B + A$
Associative	$(AB)C = A(BC)$	$(A + B) + C = A + (B + C)$
Distributive	$A(B + C) = AB + BC$	$A + (BC) = (A + B)(A + C)$
Identity	$A \cdot 1 = A$	$A + 0 = A$
Complement	$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$
DeMorgan's	$\overline{AB} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A} \cdot \bar{B}$
Absorption	$A \cdot (A + B) = A$	$A + AB = A$
Common Identities	$A \cdot (\bar{A} + B) = \bar{A} + B$	$A + \bar{A}B = A + B$
Summation	$ \begin{aligned} x + xy &= x \\ x + \bar{x}y &= x + y \\ \bar{x} + xy &= \bar{x} + y \end{aligned} $	

2. Minterm – Maxterm

Given a function with 3 variable C, B, A or $f(C, B, A)$. m_i represents for i -th minterm and M_i represents for i -th maxterm. Minterm and maxterm are complement of each other, namely, $m_i = \bar{M}_i$ or $M_i = \bar{m}_i$

Example:




$$m_6 = CBA, \quad (6 = 110_2 \rightarrow CBA)$$

$$M_5 = \bar{C} + B + \bar{A}, \quad (5 = 101_2 \rightarrow \bar{C}BA = \bar{C} + B + \bar{A})$$





3. Basic Logic Components

3.1. Basic Logic Gates

Table 4: Logic gates.














Gate	Boolean Expression	Logic Diagram Symbol	Truth Table															
NOT	$Q = \overline{A}$		<table><tr><th>A</th><th>Q</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Q	0	1	1	0									
A	Q																	
0	1																	
1	0																	
AND	$Q = A \bullet B$		<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1
A	B	Q																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR	$Q = A + B$		<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1
A	B	Q																
0	0	0																
0	1	1																
1	0	1																
1	1	1																

Digital Logic Design

Gate	Boolean Expression	Logic Diagram Symbol	Truth Table															
NAND	$Q = \overline{A \cdot B}$		<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0
A	B	Q																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR	$Q = \overline{A + B}$		<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Q	0	0	1	0	1	0	1	0	0	1	1	0
A	B	Q																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
XOR	$Q = A \oplus B$ $= \overline{A}B + A\overline{B}$		<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0
A	B	Q																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
XNOR	$Q = A \odot B$ $= \overline{A \oplus B}$ $= \overline{A} \overline{B} + AB$		<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q	0	0	1	0	1	0	1	0	0	1	1	1
A	B	Q																
0	0	1																
0	1	0																
1	0	0																
1	1	1																






3. 2. Universal Gates

Table 5: Universal gates.

LF ⁽¹⁾	Logic Gates	NAND	NOR
NOT			
AND			
OR			
NAND			
NOR			

⁽¹⁾ LF: Logic function.

Digital Logic Design


LF	Logic Gates	NAND	NOR
XOR		Delay 3 times	Delay 3 times
			
		Delay 4 times	Delay 4 times
			

Digital Logic Design

Chapter 3: Integrated Circuit


1. Adder

1. 1. Half Adder



INPUT		OUTPUT	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


1. 2. Full Adder



INPUT			OUTPUT	
C _{in}	A	B	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

2. Decoder


2. 1. Decoder 2→4



CONTROL	INPUT		OUTPUT			
G	B	A	\bar{Y}_3	\bar{Y}_2	\bar{Y}_1	\bar{Y}_0
1	×	×	1	1	1	1
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1


Digital Logic Design

2. 2. Decoder 3→8



3. Multiplexer (MUX)

3. 1. Mux 4→1



The output Y is given by


$$Y = C_0m_0 + C_1m_1 + C_2m_2 + C_3m_3$$

Where: m_i is the i -th minterm of function 2 variables B and A.

Example:

$$m_2 = \bar{B}\bar{A}, (2 = 10_2 \rightarrow \bar{B}\bar{A}); m_3 = BA, (3 = 11_2 \rightarrow BA)$$

3. 2. Mux 8→1



Digital Logic Design

The output Y is given by

$$Y = D_0m_0 + D_1m_1 + D_2m_2 + D_3m_3 + D_4m_4 + D_5m_5 + D_6m_6 + D_7m_7$$

Where: m_i is the i -th minterm of function 3 variables C, B, A.

Example:

$$m_2 = \bar{C}B\bar{A}, (2 = 010_2 \rightarrow \bar{C}B\bar{A}); m_6 = CBA, (6 = 110_2 \rightarrow CBA)$$

4. Logic Map for DLD

