

## Chapter 6

# Counters and Registers

Dinh Duc Anh Vu  
International University – VNU HCM

## Objectives

- ▶ Understand the operation and characteristics of synchronous and asynchronous counters.
- ▶ Construct counters with MOD numbers less than  $2^N$ .
- ▶ Construct both up and down counters.
- ▶ Connect multistage counters.
- ▶ Analyze and evaluate various types of counters.
- ▶ Design arbitrary-sequence synchronous counters.
- ▶ Understand several types of schemes used to decode different types of counters.
- ▶ Compare the major differences between ring and Johnson counters.
- ▶ Recognize and understand the operation of various types of IC registers.

## Definition for Counter


- ▶ Counter is a sequential logic circuit with:
  - The input is Clock used to count.
  - The output displays the numbers in the specified order.
  - After K Clock signals, the counter returns the beginning state.
- ▶ The counter is designed by FFs and combinational logic circuit.
  - Serial counter (asynchronous counter)
  - Parallel counter (synchronous counter)

Counters and Registers

3

## Asynchronous Counter


- ▶ An asynchronous (ripple) counter
  - is a counter in which all FFs are controlled by **different** synchronous signal
  - The output of the previous FF is the synchronous signals for the next FF
  - The unstable intermediate state can be appeared when states change
- ▶ Principles:
  - N JK FFs  $\Rightarrow$  design an up-counter MOD  $2^N$
  - Clock signal is excited at pin "CLK" of the first FF.
  - The output of the previous FF is the clock signal at pin "CLK" of the next FF. Continue to the last FF.
  - Pins "J" and "K" of all FFs are set at logic 1.
  - Pins "Clear" and "Preset" are not used (they are always not active).
  - Don't mention them in the circuit diagram to make the circuit clear.



\*All J and K inputs assumed to be 1.

Counters and Registers

4



### Review questions

- ▶ The counter in the previous slide starts off in the 0000 state, and then clock pulses are applied. Some time later the clock pulses are removed, and the counter FFs read 0011. How many clock pulses have occurred?
  - $16n+3$  (n: integer)
- ▶ A counter must be able to count as many as one thousand items. How many FFs are required?
  - to determine what value of N is needed so that  $2^N \geq 1000$ , so 10 FFs are used

60 Hz

Pulse shaper

60 Hz

MOD-60 counter

1 Hz

Counters, displays, etc.

- ▶ Clock signal for digital clock: The 60-Hz square wave is put into a MOD-60 counter, which is used to divide the 60Hz frequency by exactly 60 to produce a 1Hz waveform. This 1Hz waveform is fed to a series of counters, which then count seconds, minutes, hours, and so on. How many FFs are required for the MOD-60 counter?
  - 6

Counters and Registers

6


## Synchronous counter

- ▶ A synchronous (parallel) counter:
  - is a counter in which all FFs are controlled by **only one** synchronous signal, the input is clock.
  - The output's state changes only if the synchronous signal is excited.
  - The interval between two synchronous signals is set so that the output's state is stable before changing.
- ▶ Principle:
  - To design a synchronous counter, pins "Clear" and "Preset" are not used (they are always not active).
    - Don't mention them in the circuit diagram to make the circuit clear.
  - In this counter, the output Q's changes depend on the inputs J, K or D.

Counters and Registers

7

## MOD-16 Synchronous Counter



- ▶ The CLK inputs of all of the FFs are connected together so that the input clock signal is applied to each FF simultaneously.
- ▶ Only flip-flop A, the LSB, has its J and K inputs permanently at the HIGH level. The J, K inputs of the other FFs are driven by some combination of FF outputs.
- ▶ The synchronous counter requires more circuitry than does the asynchronous counter.

Counters and Registers

8

# MOD-16 Synchronous Counter

- Each FF should have its J and K inputs connected so that they are HIGH only when the outputs of all lower-order FFs are in the HIGH state
- The counting sequence shows that **the A flip-flop must change states at each NGT**. For this reason, its J and K inputs are permanently HIGH so that it will toggle on each NGT of the clock input.
- The counting sequence shows that **flip-flop B must change states on each NGT that occurs while A = 1**. For example, when the count is 0001, the next NGT must toggle B to the 1 state. This operation is accomplished by connecting output A to the J and K inputs of flip-flop B so that J=K=1 only when A=1.
- The counting sequence shows that **flip-flop C must change states on each NGT that occurs while A=B=1**. For example, when the count is 0011, the next NGT must toggle C to the 1 state. By connecting the logic signal AB to FF C's J and K inputs, this FF will toggle only when A=B=1.
- In a like manner, we can see that **flip-flop D must toggle on each NGT that occurs while A=B=C=1**. When the count is 0111, the next NGT must toggle D to the 1 state. By connecting the logic signal ABC to FF D's J and K inputs, this FF will toggle only when A=B=C=1.

Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0
.	.	.	.	.
.	.	.	.	.
.	.	etc.	.	.

# Synchronous Counter ICs

- Actual ICs
  - 74ALS160/162, 74HC160/162: Synchronous decade counters
  - 74ALS161/163, 74HC161/163: Synchronous MOD-16 counters

## Review Questions


- ▶ What is the advantage of a synchronous counter over an asynchronous counter? What is the disadvantage?
  - can operate at higher clock frequencies and has more complex circuitry
- ▶ How many logic devices are required for a MOD-64 parallel counter?
  - 6 FFs and 4 AND gates
- ▶ What logic signal drives the J,K inputs of the MSB flip-flop for the counter of the above question?
  - ABCDE

Counters and Registers

11

## Counters with MOD-K, $K < 2^N$

- ▶ Design an MOD-K up-counter,  $K < 2^N$  is the same way that in MOD  $2^N$  in which pins "CLR" are used to reset the counter to the beginning state.
  - E.g. MOD-6 counter produced by clearing a MOD-8 counter when a count of 6 occurs.




Counters and Registers

12

# State Transition Diagram


- ▶ If we assume a starting count of 000, the diagram shows that the states of the counter change normally up until the count of 101.
- ▶ When the next clock pulse occurs, the counter temporarily goes to the 110 count before going to the stable 000 count. The dotted lines indicate the temporary nature of the 110 state. As stated earlier, the duration of this temporary state is so short that for most purposes we can consider that the counter goes directly from 101 to 000 (solid arrow).



Counters and Registers

# Displaying Counter States

- ▶ Each FF output is connected to an INVERTER whose output provides the current path for the LED.
  - For example, when output C is HIGH, the INVERTER output goes LOW and the LED turns ON. An LED that is turned on indicates C=1.
  - When output C is LOW, the INVERTER output is HIGH and the LED turns OFF. When the LED is turned off, it indicates C=0



Counters and Registers

## Review questions

- ▶ What will be the status of the LEDs when the counter is holding the count of five?
  - $101_2$  : ON, OFF, ON
- ▶ What will the LEDs display as the counter is clocked by a 1KHz input?
  - At 1 KHz, the LEDs will be switching ON and OFF so rapidly that they will appear to the human eye to be ON all the time at about half the normal brightness.
- ▶ Will the 110 state be visible on the LEDs?
  - No.


## General Procedure to design MOD-K Synchronous Counter

- ▶ To construct a counter that starts counting from all 0s and has a MOD number of K:
  1. Find the smallest number of FFs such that  $2^N \geq K$  and connect them as a counter. If  $2^N = K$ , donot do steps 2 and 3
  2. Connect a NAND gate to the asynchronous CLEAR inputs of all the FFs
  3. Determine which FFs will be in the HIGH state at a count = K; then connect the normal outputs of these FFs to the NAND gate inputs




# Decade/BCD counter

- Construct MOD-10 counter that will count from 0000 through 1001




# Review questions

- Determine the MOD number of this counter



## Review questions

- Construct a MOD-60 counter




## Review Questions


- What FF outputs should be connected to the clearing NAND gate to form a MOD-13 counter?
  - D, C, and A
- True or False: All BCD counters are decade counters.
  - True
- What is the output frequency of a decade counter that is clocked from a 50-KHz signal?
  - 5 KHz

# Synchronous Down Counter

- ▶ A synchronous down counter is constructed in a similar manner except that we use the inverted FF outputs to control the higher-order J, K inputs.
- ▶ Synchronous, MOD-16, down counter



# Presettable Counters



## Synchronous Presetting

- ▶ Counter is preset on the active transition of the same clock signal that is used for counting
- ▶ Examples of IC counters that use synchronous presetting
  - 74ALS160, 74ALS161, 74ALS162, 74ALS163
  - 74HC160, 74HC161, 74HC162, 74HC163
- ▶ Examples of IC counters that use asynchronous presetting
  - 74ALS190, 74ALS191, 74ALS192, 74ALS193
  - 74HC190, 74HC191, 74HC192, 74HC193

## Review Questions

- ▶ What is meant when we say that a counter is presettable?
  - It can be preset to any desired starting count.
- ▶ Describe the difference between asynchronous and synchronous presetting.
  - Asynchronous presetting is independent of the clock input, while synchronous presetting occurs on the active edge of the clock signal.


## Synchronous / Asynchronous presetting IC counters

- ▶ IC counters that use **synchronous presetting**
  - 74**ALS**160, 74**ALS**161, 74**ALS**162, 74**ALS**163
  - 74**HC**160, 74**HC**161, 74**HC**162, 74**HC**163
- ▶ IC counters that use **asynchronous presetting**
  - 74**ALS**190, 74**ALS**191, 74**ALS**192, 74**ALS**193
  - 74**HC**190, 74**HC**191, 74**HC**192, 74**HC**193

74xx series: Standard TTL (Transistor-Transistor Logic)  
ALS: Advanced Low-Power Schottky technology  
HC: High-speed CMOS technology

## 74ALS160–163 Series

- ▶ 74ALS160 and 74ALS162: MOD–10 counters
- ▶ 74ALS161 and 74ALS163: MOD–16 counters
- ▶ 74ALS160 and 74ALS161 has an asynchronous clear input
- ▶ 74ALS162 and 74ALS163: IC counters are synchronously cleared
- ▶ The clear input has priority over all other functions
- ▶ The second priority function available in this IC series is the parallel loading of data into the counter's flip-flops
- ▶ RCO output is used in connecting two or more counter chips together in a multistage arrangement to create larger counters



Part Number	Modulus
74ALS160	10
74ALS161	16
74ALS162	10
74ALS163	16

74ALS160-74ALS163 Function Table

CLR	LOAD	ENP	ENT	CLK	Function	Part Numbers
L	X	X	X	X	Asynch. Clear	74ALS160 & 74ALS161
L	X	X	X	↑	Synchr. Clear	74ALS162 & 74ALS163
H	L	X	X	↑	Synchr. Load	All
H	H	H	H	↑	Count up	All
H	H	L	X	X	No change	All
H	H	X	L	X	No change	All

# Usage: 74HC163

- ▶ The parallel data inputs are permanently connected as 1100.
- ▶ Assume the counter is initially in the 0000 state

74HC163

CLK, ENT, ENP, CLR, LOAD, D, C, B, A, QD, QC, QB, QA, RCO

27

# Usage: 74HC160


- ▶ The parallel data inputs are permanently connected as 0111.
- ▶ Assume the counter is initially in the 0000 state

74HC160

CLK, ENT, ENP, CLR, LOAD, D, C, B, A, QD, QC, QB, QA, RCO

28

# 74ALS190–191 Series





Part Number	Modulus
74ALS190	10
74ALS191	16

74ALS190-74ALS191 Function Table					
LOAD	CTEN	D/U	CLK	Function	
L	X	X	X	Asynch. Load	
H	L	L	↑	Count up	
H	L	H	↑	Count down	
H	H	X	X	No change	


- Both chips are up/down counters and have an asynchronous, active-LOW load input
- 74ALS190: MOD-10 counter
- 74ALS191: MOD-16 counter
- The LOAD input has priority over counting functions. As soon as LOAD goes LOW, the counter will be preset to the parallel data on the D, C, B, A (A is LSB and D is MSB) input pins
- RCO output is used in connecting two or more counter chips together in a multistage arrangement to create larger counters

# Usage: 74HC190



# 74HC163 vs 74HC191


- ▶ Compare the operation of two counters, one with synchronous load and the other with asynchronous load.
  - (a) Determine the output waveform for each counter.
  - (b) What is the recycling count sequence and modulus for each counter?
  - (c) Why do they have different count sequences?



Counters and Registers

# 74HC163 vs 74HC191


- (a) Determine the output waveform for each counter.
- (b) What is the recycling count sequence and modulus for each counter?
- (c) Why do they have different count sequences?





## Multistage Arrangement

- Many standard IC counters have been designed to make it easy to connect multiple chips together to create circuits with a higher counting range.
- These previous counter chips can be simply connected in a **multistage** or **cascading** arrangement
- two 74ALS163s are connected in a two-stage counter arrangement that produces a recycling, binary sequence from 0 to 255 for a maximum modulus of 256



## Review Questions

- Describe the function of the inputs LOAD and D, C, B, A.
  - LOAD is the control that enables the parallel loading of the data inputs D C B A (A: LSB).
- Describe the function of the CLR input.
  - CLR is the control that enables the resetting of the counter to 0000.
- True or false: The 74HC161 cannot be preset while CLR is active.
  - True
- What logic levels must be present on the control inputs in order for the 74ALS162 to count pulses that appear on the CLK?
  - All control inputs (CLR, LOAD, ENT, and ENP) on the 74162 must be HIGH.
- What logic levels must be present on the control inputs in order for the 74HC190 to count down with pulses that appear on the CLK?
  - LOAD=1, CTEN=0, and D/U=1 to count down.
- What would be the maximum counting range for a four-stage counter made up of 74HC163 ICs? What is the maximum counting range for 74ALS190 ICs?

74HC163: 0 to 65,535; 74ALS190: 0 to 9999 or 9999 to 0

## Decoding a Counter


- ▶ One of the simplest means for displaying the contents of a counter involves just connecting the output of each FF to a small indicator LED
- ▶ Mentally decoding the binary states of the LEDs
  - Becomes inconvenient as the size of the counter increases
- ▶ Electronically decoding
  - To control the timing or sequencing of operations automatically without human intervention.
  - Active-High Decoding
  - Active-Low Decoding
  - BCD counter decoding

Counters and Registers

35

## Active-High Decoding


- ▶ A decoding network is a logic circuit that generates X different outputs, each of which detects (decodes) the presence of one particular state of the counter.
- ▶ The decoder outputs can be designed to produce either a HIGH level when the detection occurs
- ▶ Each AND gate produces a HIGH output for one particular state of the counter.
- ▶ How many AND gates are required to decode completely all of the states of a MOD-32 binary counter? What are the inputs to the gate that decodes for the count of 21?
  - The decoder requires 32 AND gates. Each gate will have five inputs, one from each FF.



Counters and Registers

36


# Active-LOW Decoding



Counters and Registers

37

# BCD Counter Decoding



Counters and Registers

38

# Review Questions

- ▶ How many gates are needed to decode a six-bit counter fully?
  - 64
- ▶ Describe the decoding gate needed to produce a LOW output when a MOD-64 counter is at the counter of 23.
  - 23 = 010111
  - 6-input NAND gate with inputs  $\overline{F}E\overline{D}CBA$

# Flip-flop types

Flip-flop name	Flip-flop symbol	Characteristic table	Characteristic equation	Excitation table																																			
SR		<table><tr><th>S</th><th>R</th><th>Q(next)</th></tr><tr><td>0</td><td>0</td><td>Q</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>NA</td></tr></table>	S	R	Q(next)	0	0	Q	0	1	0	1	0	1	1	1	NA	$Q(next)=S+R'Q$ $SR=0$	<table><tr><th>Q</th><th>Q(next)</th><th>S</th><th>R</th></tr><tr><td>0</td><td>0</td><td>0</td><td>X</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>X</td><td>0</td></tr></table>	Q	Q(next)	S	R	0	0	0	X	0	1	1	0	1	0	0	1	1	1	X	0
S	R	Q(next)																																					
0	0	Q																																					
0	1	0																																					
1	0	1																																					
1	1	NA																																					
Q	Q(next)	S	R																																				
0	0	0	X																																				
0	1	1	0																																				
1	0	0	1																																				
1	1	X	0																																				
JK		<table><tr><th>J</th><th>K</th><th>Q(next)</th></tr><tr><td>0</td><td>0</td><td>Q</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>Q'</td></tr></table>	J	K	Q(next)	0	0	Q	0	1	0	1	0	1	1	1	Q'	$Q(next)=JQ'+K'Q$	<table><tr><th>Q</th><th>Q(next)</th><th>J</th><th>K</th></tr><tr><td>0</td><td>0</td><td>0</td><td>X</td></tr><tr><td>0</td><td>1</td><td>1</td><td>X</td></tr><tr><td>1</td><td>0</td><td>X</td><td>1</td></tr><tr><td>1</td><td>1</td><td>X</td><td>0</td></tr></table>	Q	Q(next)	J	K	0	0	0	X	0	1	1	X	1	0	X	1	1	1	X	0
J	K	Q(next)																																					
0	0	Q																																					
0	1	0																																					
1	0	1																																					
1	1	Q'																																					
Q	Q(next)	J	K																																				
0	0	0	X																																				
0	1	1	X																																				
1	0	X	1																																				
1	1	X	0																																				
D		<table><tr><th>D</th><th>Q(next)</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	D	Q(next)	0	0	1	1	$Q(next)=D$	<table><tr><th>Q</th><th>Q(next)</th><th>D</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Q	Q(next)	D	0	0	0	0	1	1	1	0	0	1	1	1														
D	Q(next)																																						
0	0																																						
1	1																																						
Q	Q(next)	D																																					
0	0	0																																					
0	1	1																																					
1	0	0																																					
1	1	1																																					
T		<table><tr><th>T</th><th>Q(next)</th></tr><tr><td>0</td><td>Q</td></tr><tr><td>1</td><td>Q'</td></tr></table>	T	Q(next)	0	Q	1	Q'	$Q(next)=TQ'+T'Q$	<table><tr><th>Q</th><th>Q(next)</th><th>T</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Q	Q(next)	T	0	0	0	0	1	1	1	0	1	1	1	0														
T	Q(next)																																						
0	Q																																						
1	Q'																																						
Q	Q(next)	T																																					
0	0	0																																					
0	1	1																																					
1	0	1																																					
1	1	0																																					

## State transitions for FFs (Excitation Table)


Q Present state	Q Next state	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

## Analyzing Synchronous Counters

- ▶ To analyze a synchronous counter design by predicting the FF control inputs for each state of the counter.
- ▶ A state transition table is a very useful tool in this analysis process.
- ▶ Procedure
  1. Write the logic expression for each FF control input.
  2. Assume a PRESENT state for the counter and apply that combination of bits to the control logic expressions.
  3. The outputs from the control expressions will allow us to predict the commands to each FF and the resulting NEXT state for the counter after clocking.
  4. Repeat the analysis process until the entire count sequence is determined.



# Analyzing Synchronous Counter – Example 2




## Transition table of the circuit

$J_C=BA \quad K_C=B' \quad J_B=C'.A \quad K_B=C\oplus A \quad J_A=C' \quad K_A=C'+B$													
PR	C	B	A	JC	KC	JB	KB	JA	KA	C+	B+	A+	N
0	0	0	0	0	1	0	0	1	1	0	0	1	1
1	0	0	1	0	1	1	1	1	1	0	1	0	2
2	0	1	0	0	0	0	0	1	1	0	1	1	3
3	0	1	1	1	0	1	1	1	1	1	0	0	4
4	1	0	0	0	1	0	1	0	0	0	0	0	0
5	1	0	1	0	1	0	0	0	0	0	0	1	1
6	1	1	0	0	0	0	1	0	1	1	0	0	4
7	1	1	1	1	0	0	0	0	1	1	1	0	6

1→2→3→4→0→1....

## Analyzing Synchronous Counter – Quizz



Counters and Registers

52

## Review questions

- ▶ Why is it desirable to avoid having asynchronous controls on counters?
  - We will not have to deal with transient states and possible glitches in output waveforms.
- ▶ What tool is useful in the analysis of synchronous counters?
  - State transition table
- ▶ What determines the count sequence for a counter circuit?
  - The gates control the count sequence.
- ▶ What counter characteristic is described by saying that it is self-correcting?
  - Unused states all lead back to the count sequence of the counter

Counters and Registers

53



## Synchronous Counter Design


- ▶ Design a custom counter that follows a sequence that is not a regular binary count pattern, e.g., 000, 010, 101, 001, 110, 000...
- ▶ The following steps are applied to design a synchronous counter:
  - Step 1: Define the number of FFs used. It is defined by the number of bits used to express the maximum number in the counter.
  - Step 2: Draw the count diagram including states outside the count circle.
  - Step 3: Based on the diagram in Step 2, display the states transitions between the present state and next state, then fill in the state transition table.
  - Step 4: Define the combinational functions connected to pins J, K or D of FFs.
  - Step 5: Simplify the combinational functions using K-map.
  - Step 6: Draw the circuit diagram.

Counters and Registers

54

## Sync. Counter Design – Example 1

- ▶ Design a synchronous counter, count from 0 to 4, using JK FFs
- ▶ Step 1: 3 FFs are used.
- ▶ Step 2: the count circle consists of 5 states, 3 states outside the count circle.
  - Link the states outside the count circle to any state in the count circle.




Counters and Registers

55

## Sync. Counter Design – Example 1

- Step 3: Draw the state transition table from the state transition diagram



	PRESENT State			NEXT State		
	C	B	A	C	B	A
Line 1	0	0	0	0	0	1
2	0	0	1	0	1	0
3	0	1	0	0	1	1
4	0	1	1	1	0	0
5	1	0	0	0	0	0
6	1	0	1	0	0	0
7	1	1	0	0	0	0
8	1	1	1	0	0	0


## Sync. Counter Design – Example 1

- Step 4: Define the combinational functions connected to pins J,K

	PRESENT State			NEXT State								
	C	B	A	C	B	A	J <sub>C</sub>	K <sub>C</sub>	J <sub>B</sub>	K <sub>B</sub>	J <sub>A</sub>	K <sub>A</sub>
Line 1	0	0	0	0	0	1	0	x	0	x	1	x
2	0	0	1	0	1	0	0	x	1	x	x	1
3	0	1	0	0	1	1	0	x	x	0	1	x
4	0	1	1	1	0	0	1	x	x	1	x	1
5	1	0	0	0	0	0	x	1	0	x	0	x
6	1	0	1	0	0	0	x	1	0	x	x	1
7	1	1	0	0	0	0	x	1	x	1	0	x
8	1	1	1	0	0	0	x	1	x	1	x	1

## Sync. Counter Design – Example 1


- Step 5: Simplify  $J_C$ ,  $K_C$ ,  $J_B$ ,  $K_B$ ,  $J_A$ ,  $K_A$  using K-map



## Sync. Counter Design – Example 1

- Step 6: Implement the final circuit diagram


$J_A = \bar{C}$   
 $K_A = 1$   
 $J_B = A \bar{C}$   
 $K_B = A + C$   
 $J_C = AB$   
 $K_C = 1$



## Sync. Counter Design – Example 2

- ▶ Design a synchronous counter, count from 0 to 4, using D FFs
- ▶ Step 1, 2, 3 are similar to the previous example
- ▶ Step 4:

PRESENT State			NEXT State			Control Inputs		
C	B	A	C	B	A	D <sub>C</sub>	D <sub>B</sub>	D <sub>A</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0



## Sync. Counter Design – Example 2

- ▶ Step 5:

	$\bar{A}$	A
$\bar{C}\bar{B}$	0	0
$\bar{C}B$	0	1
CB	0	0
$C\bar{B}$	0	0

$$D_C = \bar{C}BA$$


	$\bar{A}$	A
$\bar{C}\bar{B}$	0	1
$\bar{C}B$	1	0
CB	0	0
$C\bar{B}$	0	0

$$D_B = \bar{C}\bar{B}A + \bar{C}B\bar{A}$$

	$\bar{A}$	A
$\bar{C}\bar{B}$	1	0
$\bar{C}B$	1	0
CB	0	0
$C\bar{B}$	0	0

$$D_A = \bar{C}\bar{A}$$

- ▶ Step 6:



## Exercises

- ▶ Design a synchronous counter, count from 0 to 5 using
  - JK FFs.
  - D FFs

## Review questions

- ▶ List the six steps in the procedure for designing a synchronous counter
  - See the slide 53.
- ▶ What information is contained in a state transition table?
  - It associates every possible PRESENT state with its desired NEXT state.
- ▶ What information is contained in the circuit excitation table?
  - It shows the necessary levels at each flip-flop's synchronous input to produce the counter's state transitions
- ▶ True or false: The synchronous counter design procedure can be used for the following sequence: 0010, 0011, 0100, 0111, 1010, 1110, 1111, and repeat.
  - True


## Registers

- ▶ One FF can save 1 data bit  $\Rightarrow$  a register comprised by  $n$  FFs is used to save  $n$  data bits.
- ▶ A register can shift data to left or right when the clock pulse is excited.
- ▶ The various types of registers can be classified according to the manner in which data can be entered into the register for storage and the manner in which data are outputted from the register:
  - Serial input – serial output register (SISO).
  - Serial input – parallel output register (SIPO): 74LS164.
  - Parallel input – serial output register (PISO): 74LS165 .
  - Parallel input – parallel output register (PIPO): 74LS174

Counters and Registers

64

## PIPO (74ALS174)




Counters and Registers



65

# 74ALS174

- ▶ Show how to connect the 74ALS174 so that it operates as a serial shift register with data shifting on each PGT of CP as follows: Serial input → Q5 → Q4 → Q3 → Q2 → Q1 → Q0. In other words, serial data will enter at D5 and will output at Q0.
- ▶ How would you connect two 74ALS174s to operate as a 12-bit shift register?



# SISO (74ALS166)



INPUTS						OUTPUTS		
						INTERNAL		
CLR	SH/LD	CLK INH	CLK	SER	PARALLEL A...H	QA	QB	QH
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	QA0	QB0	QH0
H	L	L	↑	X	a...h	a	b	h
H	H	L	↑	H	X	H	QA1	QH1
H	H	L	↑	L	X	L	QA1	QH1
H	X	H	↑	X	X	QA0	QB0	QH0

# 74ALS166

Counters and Registers

68

# PISO (74ALS165)

- ▶ Eight-bit parallel in/serial out register
- ▶ It actually has serial data entry via DS and asynchronous parallel data entry via P0 through P7
- ▶ CP is the clock input used for the shifting operation.
  - The clock inhibit input, CP INH is used to inhibit the effect of the CP input.
- ▶ The shift/load input, controls which operation is taking place—shifting or parallel loading.
- ▶ Only accessible FF outputs are Q7

Inputs			Operation
SH/LD	CP	CP INH	
L	X	X	Parallel load
H	H	X	No change
H	X	H	No change
H	$\mathcal{F}$	L	Shifting
H	L	$\mathcal{F}$	Shifting

H = high level  
L = low level  
X = immaterial  
 $\mathcal{F}$  = PGT

Counters and Registers

69




# 74ALS165

- DS=0 and CP INH = 0



Function Table			
Inputs			Operation
SH/LD	CP	CP INH	
L	X	X	Parallel load
H	H	X	No change
H	X	H	No change
H	f	L	Shifting
H	L	f	Shifting

H = high level  
L = low level  
X = immaterial  
f = PGT




# SIPO (74ALS164)

- Eight bit serial in/parallel out shift register with each FF output externally accessible.
- An AND gate combines inputs A and B to produce the serial input to flip-flop Q0
- The shift operation occurs on the PGTs of the clock input CP.
- The input provides asynchronous resetting of all FFs on a LOW level



## 74ALS164

- Assume that the initial contents of the 74ALS164 register are 00000000
- Determine the sequence of states as clock pulses are applied



## Review questions

- What kind of register can have a complete binary number loaded into it in one operation, and then have it shifted out one bit at a time?
  - Parallel in/serial out
- True or false: A serial in/parallel out register can have all of its bits displayed at one time.
  - True
- What type of register can have data entered into it only one bit at a time, but has all data bits available as outputs?
  - Serial in/parallel out
- In what type of register do we store data one bit at a time and have access to only one output bit at a time?
  - Serial in/serial out
- How does the parallel data entry differ for the 74165 and the 74174?
  - The 74165 uses asynchronous parallel data transfer; the 74174 uses synchronous parallel data transfer.
- How does the CP INH input of the 74ALS165 work?
  - A HIGH prevents shifting on CPs

## Summary

- ▶ In asynchronous (ripple) counters, the clock signal is applied to the LSB FF, and all other FFs are clocked by the output of the preceding FF.
- ▶ A counter's MOD number is the number of stable states in its counting cycle; it is also the maximum frequency-division ratio.
- ▶ The normal (maximum) MOD number of a counter is  $2^N$ . One way to modify a counter's MOD number is to add circuitry that will cause it to recycle before it reaches its normal last count.
- ▶ Counters can be cascaded (chained together) to produce greater counting ranges and frequency-division ratios.
- ▶ In a synchronous (parallel) counter, all of the FFs are simultaneously clocked from the input clock signal.
- ▶ The maximum clock frequency for an asynchronous counter,  $f_{max}$ , decreases as the number of bits increases. For a synchronous counter,  $f_{max}$  remains the same, regardless of the number of bits.
- ▶ A decade counter is any MOD-10 counter. A BCD counter is a decade counter that sequences through the 10 BCD codes (0-9).
- ▶ A presettable counter can be loaded with any desired starting count.

## Summary (cont)

- ▶ An up/down counter can be commanded to count up or count down.
- ▶ Logic gates can be used to decode (detect) any or all states of a counter.
- ▶ The count sequence for a synchronous counter can be easily determined by using a PRESENT state/NEXT state table that lists all possible states, the flip-flop input control information, and the resulting NEXT states.
- ▶ Synchronous counters with arbitrary counting sequences can be implemented by following a standard design procedure.
- ▶ Numerous IC registers are available and can be classified according to whether their inputs are parallel (all bits entered simultaneously), serial (one bit at a time), or both. Likewise, registers can have outputs that are parallel (all bits available simultaneously) or serial (one bit available at a time).
- ▶ A sequential logic system uses FFs, counters, and registers, along with logic gates. Its outputs and sequence of operations depend on present and past inputs.
- ▶ A ring counter is actually an N-bit shift register that recirculates a single 1 continuously, thereby acting as a MOD-N counter. A Johnson counter is a modified ring counter that operates as MOD-2N counter.