


- a)after making A=1 , b=1 and making c=1 we'll get Y=1 or 100110111 b)To Initialize(reset) the flipflops to zero START pulse is needed
- c.

USING D FLIPFLOP



- 3)
- a)

- The given circuit is (moD8) Counter.

 Input start by clk pulse.

 Initial output state is 000 =) binary "o"

 As clk pulses negative edge corrivor, the output state increments by 1 and untill binary "o" or 111.

 and starts again from 000 ite; binary "o"
 - -) So after 13 clk pulses the output state is given as 13% = 5 (101).

 The count is 5.
- -) After 99 clock pulses the count is 99%8 i.e., 8)99 (12

 16
 3) answer

=)990/08 = 3 ·=) (ount = 3 (011)

-s Affer 256 pulses the count is 256%8 ine ,

8) 256/32
250
Owarsw

The count is 0 (000)


(b) The output stats at 100 i.e., bindry Value "4"

The output after 13 pulses is (13-4) %8


=) 9.1.8 = 1 (001)

b)

6) The output stats at 100 i.e., bindry Value "4" The output after 13 pulses is (13-4) %8 -)91.8 = 1 (001) Count = 1 after 13 pulses -> after 99 pulses => (99-4).8 z) 95 % 8 -s after 256 pulses =) (256-4) 0/.8 Count = 4 after 256 pulses



after connecting 4th JK fliptlop the circuit becomes mod 24 counter =) mod 16 counter.



If input frequery is 80m by the (X3) frequency is


80 = 5.m bt3.

clock
pulses of [50m] [6]

(X3)

without

4)



5)

