


COURSE INTRODUCTION

Khóa Học Thiết Kế Vi Mạch Cơ Bản - Trung Tâm Đào Tạo Thiết Kế Vi Mạch ICTC







COURSE INTRODUCTION





SUMMARY



HOMEWORK





QUESTION



SELF-LEARNING







PARAMETER

Below is our counter example. What if we want to change to 16-bit?

```
module counter(
  input wire clk,
 input wire rst n,
  output wire overflow,
  output reg [7:0] count
  //Combination logic
  always @ (posedge clk or negedge rst_n) begin
   if(!rst_n)
      count <= 8'h00;
    else
      count <= count + 1'b1;
  end
  assign overflow = (count == 8'hff);
endmodule
```



```
module counter(
  input wire clk,
  input wire rst n,
  output wire overflow,
  output reg [15:0] count
  //Combination logic
  always @ (posedge clk or negedge rst n) begin
    if(!rst_n)
      count <= 16'h00;
    else
      count <= count + 1'b1;
  end
  assign overflow = (count == 16'hff_ff);
endmodule
```





PARAMETER

- Parameter can be used to improve the readability and reusability.
- Syntax: parameter <P_NAME> = <VALUE>;
- 2 most popular usages of parameter

```
//signal declaraion
wire [7:0] cnt_pre;
reg [7:0] cnt;
```

//constant

end

if(cnt == 8'hff) begin



```
parameter CNT_W = 8;

//signal declaration

wire [CNT_W-1:0] cnt_pre;

reg [CNT_W-1:0] cnt;
```

```
parameter CNT_MAX = 8'hff;  
//constant
if( cnt == CNT_MAX) begin
...
end
```

Later on, just need to change the parameter if any design changes (bitwidth changes or max value changes



PARAMETER

- Parameter must be declared inside module.
- Other modules can have same parameter name, but has different value.
- The parameter only takes effect inside its module

module bbb;

endmodule



cnt is 8 bit-width in aaa module



```
module aaa;
parameter CNT_W = 8;
...
reg [CNT_W-1:0] cnt;
endmodule
```

parameter CNT_W = 16; reg [CNT_W-1:0] cnt;

cnt is 16 bit-width in bbb module



These 2 modules has same parameter name but different value.



PARAMETER DECLARATION

Parameter can be declared as below

```
module aaa ( <port_list> );
  //parameter list
  parameter PAR1 = VAL_PAR1;
  parameter PAR2 = VAL_PAR2;
  ...
  //ports & data type declaration
  //logic description
endmodule
```

The second way is useful if the port declaration is inside the port list

```
Compiler can not understand the CNT_W
```

```
module counter
( input wire clk,
 input wire rst_n,
 output reg [CNT_W-1:0] cnt
);
 parameter CNT_W = 8;
endmodule
```



```
module counter #(parameter CNT_W=8)
( input wire clk,
 input wire rst_n,
 output reg [CNT_W-1:0] cnt
);
...
endmodule
```

Compiler can understand the CNT_W



PARAMETER OVERRIDE

Parameters can be overridden with new values during module instantiation

```
module tb;
module top #(parameter ADDR W=8,
             parameter DATA W=16)
                                                              //module instantiation overide
                                                              top #(ADDR W = 16, DATA W = 32) u dut (<port list>);\prec
                                                                                                                                 This way is
                                                            endmodule
 input wire [ADDR W-1:0] addr,
                                                                                                                               recommended
 output wire [DATA W-1:0] data
                                                            module tb;
                                                              //module instantiation
                                                              top u_dut ( <port_list>);
endmodule
                                                              //Override using defparam
                                                              defparam dut.ADDR W = 16;
                                                              defparam dut.DATA W = 32;
                                                            endmodule
```

If parameters are not overriden the during module instantiation, they will keep the default values declared the module.




PARAMETER PASSING

Parameters can be passed from upper hierarchy.





```
module tb;
    parameter TB_ADDR_W = 16;
    parameter DATA_W = 32;
    //passing the parameter to module
    top #(.ADDR_W (TB_ADDR_W, .DATA_W(DATA_W)) u_dut ( <port_list>);
    ...
    endmodule
```



DEFINE

- "define" is a compiler directive used to define macros, which are essentially text substitutions.
- "define" can be used similar to parameter, but it is global, means all the module in the file will be affected by this define



```
'define ADDR W 8
`define DATA W 16
module top (
 input wire [`ADDR W-1:0] addr,
  input wire [`DATA_W-1:0] data
endmodule
module sub (
 input wire [`ADDR_W-1:0] sub_addr,
 input wire [`DATA_W-1:0] sub_data
);
endmodule
```

Both top and sub module use same define



DEFINE

When using "define", it is recommended to create a file as shown below



def.v

```
'define ADDR A 8'h00
'define ADDR B 8'h04
                                module top;
                                  `include "def.v"
                                endmodule
```

INING CENTER Since "define" is a global compiler directive, it's recommended to use `undef to limit the effective scope.

```
module top;
  `include "def.v"
  `undef ADDR A
  `undef ADDR B
endmodule
```



DEFINE

"define" can be used to replace text to simplified common logic



```
'define ff nrst always @(posedge clk or negedge rst n) begin
module counter(
  input wire clk,
  input wire rst_n,
  output wire overflow,
  output reg [7:0] count
  `ff nrst
    if( !rst_n)
      count <= 8'h00;
    else
      count <= count + 1'b1;</pre>
  end
  assign overflow = (count == 8'hff);
endmodule
```


```
always @ (posedge clk or negedge rst_n) begin
    if( !rst_n)
        count <= 8'h00;
    else
        count <= count + 1'b1;
end</pre>
```

Conditional compilation

Compiler directive `ifdef and `endif can be used for conditional compilation




```
module test (
  input wire a,
  input wire b,
`ifdef EXTD
  input wire c,
`endif
  output wire z
`ifndef EXTD //EXTD is not defined
  assign z = a \mid b;
`else
  assign z = (a \mid b) \& c;
`endif
endmodule
```



The red highlighted only available when macro "EXTD" is defined by 'ifdef directive





FUNCTION

- Function is a procedural block to create combinational logic.
- Function can be used to split the code to smaller parts that can be reused.



```
At least 1 input.

Must not have output or inout type

Blocking assignment must be used

Missing assignment must be used

Missing a function with 2 arguments function_name;

input <range> argument1;

input <range> argument2;

//internal variable declaration

begin

function_name = expression;

end

endfunction
```

Calling a function:

LHS = function_name(argument1, argument2)

Note: this can be a continuous assignment or procedural assignment



FUNCTION RULE



- Function can be synthesizable.
- No delay or timing control (# or @) can be used inside function.
- Non-blocking assignment is not allowed inside function.
- Function can not have multiple outputs. The return value of function is returned via function_name.
- Function must be written inside module.

Comparison between function and task are described in session 11



FUNCTION EXAMPLE


<u>Practice</u>: Below is the example in session 7. Now let's try to use function instead of module instance.

- 1.Create 10 ss10 folder in your home directory
- 2.Copy /ictc/student-data/share/teacher/10_ss10/and_gate_func to your 10_ss10 folder
- 3.Create and gate func.v and put it under rtl directory
- 4. Run simulation and check the result.

```
MINING CENTER
module and gate
                                                                module top
                                          u and gate 00
                                            and_gate
 input wire a,
                           in1
                                                      out12 u_and_gate_02
 input wire b,
                           in2
 output wire c
                                                              and_gate
                                          u_and_gate_01
                                                                               out
 assign c = a & b;
                                            and_gate
endmodule
                           in3
                                                      out34
                           in4
```








GENERATE

Loop generate constructs allow for moudules with repetitive structure to be described in more simple way.



```
assign c[0] = a[0] \& b[0];
assign c[1] = a[1] \& b[1];
assign c[2] = a[2] \& b[2];
assign c[3] = a[3] \& b[3];
assign c[4] = a[4] \& b[4];
```



equivalent

```
TRAINING CENTE
                          genvar i
                          generate
                            for( i=0; i<5; i++) begin: <name> (optional)
                              assign c[i] = a[i] \& b[i];
                            end
                          endgenerate
```

generate

The loop index must be declared by

should not be used outside the loop

"genvar". This index is just for the synthesis tool to know this is generate loop index. It

GENERATE

- Coditional generate construct can be use to select which code is active based on parameter.
- The simulation and synthesis tool only process with the codes corresponding to the parameter value.



```
parameter BIT DEPTH = 8;
generate
  if(BIT_DEPTH == 8) begin
    process 8b u proc (...);
  end else if( BIT DEPTH == 10 ) begin
    process 10b u proc (...);
  end else begin
    process 12b u proc (...);
  end
endgenerate
```

Only process_8b logic is active, no logic for others function (process_10b, process_12b)



These are equivalent

```
parameter BIT DEPTH = 8;
generate
  case (BIT_DEPTH)
      begin
        process 8b u proc (...)
      begin
         process 10b u proc (...);
      end
    default:
       begin
        process 12b u proc (...);
       end
  endcase
endgenerate
```



CONGRATULATIONS !!! WE FINISHED ALL THE BASIC VERILOG FOR RTL DESIGN !!!



RTL DESIGN FLOW RECAP

Let's review again the RTL Design Flow and see how we can apply into this course



- Draw block diagram
- Draw waveform
- Draw logic diagram

Compilation and selftesting


















Compile, DRC and self-test

Synthesis and Design Constraint (optional)


Design Review



Analyze design requirement from the practice or homework



- Good coding style
- Simple and clean



Review and feedback by lecturer





Let's see again our previous example of counter module.

The later projects in this course need to follow this style.


Part 1: describe feature and requirement:

- 8-bit counter using D-FF, low active async reset.
- When counter reach max value, it overflowed (overflow = 1) and count again.
- "overflow" is assert only when counter is overflowed and negate after that
- Counter only start counting when input "count_en" is High. Otherwise, keep current value.
- Counter's value is initialized when "count_clr" is High regardless of count_en.



Part 2: describe block diagram








Part 3: describe IO table

Signal	Direction	Bit-width	Description
clk	Input	1	Input clock
rst_n	Input	1	Active low asynchronous reset 0: counter is in reset state 1: counter is in non-reset state
count_en	Input	1	Counter enable 0: counter does not count 1: counter counts
count_clr	Input	1	Counter clear 0: counter value is not reset 1: counter value is reset
overflow	Output	1	Counter overflow 0: counter is not overflowed 1: counter is overflowed
count	Output	8	Counter value output 0255





Part 4: describe waveform (use excel, powerpoint, wavedrom)




Waveform (by wavedrom)



Part 5: describe logic diagram (can use excel, power point, xcircuit)





Logic diagram (by powerpoint)



SESSION 10 SUMMARY



SUMMARY:

- ☐ Parameter can be used to improve the readability and reusability.
- ☐ "define" can be used as macro or to replace text to simplified common logic.
- ☐ Function is a procedural block to create combinational logic and can be used to split the code to smaller parts that can be reused.
- ☐ There are 2 types of generate: loop generate of conditional generate.
- ☐ Need to follow the RTL design flow, do specification making before RTL coding!!!




Session 10

<u>Homework1</u>: Make the counter module in ss9 become configurable

- Copy 09_ss9/counter (the simple one without count_en & count_clr) to your 10_ss10
- Make it configurable using parameter CNT_W: 1<= CNT_W <= 16 (counter bit-width)
- Standard level:
 - This design should run OK with current counter environment when CNT_W = 8
 - This design should run OK with 16-bit counter tb put in /ictc/studentdata/share/teacher/10_ss10/counter_16b
- Advanced level(*): modify testbench so that it can check with full range of CNT_W. Use 1 tb to check all the design configuration. Only need to change parameter in the tb.

Example

- CNT_W=1, cnt is configured as 1-bit counter and tb can check it.
- o CNT_W=4, cnt is configured as 4-bit counter and tb can check it.
- 0 ...





Session 10

<u>Homework2</u>: Make the full_adder become configurable

- The homework is placed under 10_ss10 folder in your home directory
- Full adder is configured by parameter N: 2 <= N <= 32</p>
- Standard level: this full_adder can be run successfully in
 - o full_adder_2b environment when configure N = 2 (need to change module name to full_adder_2b)
 - o full_adder_16b environment when configure N=16 (need to change module name to full_adder_16b)
 - Note: those 2 environments need to be stored in your 10_ss10
- Advanced level: modify testbench so that it can check any N configuration. Use 1 tb to check all the design configuration. Only need to change parameter in the tb.

Example

- N=2: full_adder is configured as 2-bit full adder and tb can check it
- N=5: full_adder is configured as 5-bit full adder and tb can check it
- 0 ...

Do only advanced level only is OK and will get full points of standard level



