


Y

Complete state verification: Ensure that all states are reachable and testable. Each state should be entered and exited as intended.

**Example**: all the states in right hand side should be covered in the simulation






#### Ensure that all states can be entered and exited.



#### Problem: unreachable states

States that cannot be reached from the initial state under any conditions.

**Example**: at ST\_5, if D is always 1, ST\_6 is an unreachable state.






#### Ensure that all states can be entered and exited.



#### Problem: Dead states

Once entered, can not transition to any other state.

**Example**: at ST\_6, if D is always 0, the state machine is stucked. ST\_6 is a dead state.






#### Problem: Transition failure

Can not move do desire states as the specification

**Example**: as specification, ST\_5 can be moved back to ST\_2. But at ST\_5, D is always 0, then state can not move back to ST\_2. So, transition from ST\_5 to ST\_2 is not guaranteed.

Ensure that the conditions triggering state transitions are correct and do not overlap unintentionally!!!







#### Problem: Wrong transition


The issue often occurs at states that has multiple conditions for transition due to priority conflict.

**Example**: as ST\_2, when B=1, need to change to ST\_4 regardless of A.

Failure case: when A=1 & B=1, state moves to ST\_3, not ST\_4 as the specification.

Ensure that all the conditions and combination of state transition are tested!!!







#### Problem: Wrong state encoding

State is uniquely encoded and that there is no ambiguity in state representation.

Example: state encoding

IDLE: 4'h00

ST 0: 4'h01

ST\_1: 4'h02


ST\_2: 4'h03

ST\_3: 4'h03 ← wrong state encoding

It can lead to moving to wrong state after reaching ST\_1.

#### State encoding must be uinique!!!







#### Problem: Wrong operation after reset

After reset occurs, states are not transit to initial state. This issue occurs at modules that have multiple reset, e.g. Power-ON (POR) reset and System reset.


**Example**: This FSM is inside module that has POR reset and system reset. This FSM is reset by POR reset only. When system reset occur at ST\_4, D (initizlize by system reset) is reset to 0 so state is stucked at ST\_4 and can not go back to IDLE state.

Power-ON reset: is a type of reset signal generated during the power-up of a device. It ensures that the device starts in a known state every time power is applied

System reset: is a broader reset mechanism that can be triggered by various conditions or sources during the normal operation of a system. It ensures the system can be brought back to a known state under specific conditions.


Ensure that the FSM correctly initializes to a known state upon reset !!!







### **COVERAGE RECAP**



<u>Coverage:</u> helps DV engineers identify areas they haven't yet tested. Here are some examples:



- Some lines of code that haven't been tested
- An else-if condition that hasn't been tested
- A logical combination of values that hasn't been tested
- Some states of a state machine that haven't been tested

• • •

Coverage also helps RTL design engineers identify unreasonable lines of code and conditions that never occur. As a result, RTL engineers can optimize their designs to make them better.

Completing coverage is a MUST to demonstrate that the verification work is completed.

Coverage will help to detect the above issues !!!



# CODE COVERAGE

Code coverage is a metric used to measure how much the design source in RTL or gates are tested. Code coverage measures how often a suite or tests exercises certain aspects of the source.



Missing code coverage is usually an indication of 2 things:

- Un-used code, or
- Holes in the verification

We can improve the coverage by:

- Remove the un-used code
- Add testcases to cover the verification holes.



#### Statements coverage

Some common code coverage types are: statement, branch, expression, condition, toggle.



<u>Statement coverage</u>: sometimes called "line coverage" is the most basic form of code coverage. The EDA tools will count of how many times a given statement is executed during simulation.



#### Branch coverage

**Branch coverage**: relates to branching constructs such as "if" and "case" statements. It measurestrue branch and false branch execution.



```
module top;
integer i=10;
initial begin
    #3 i = 18;
    #3 i = 2;
    #1 $finish();
always @ (i) begin
    if (i == 16)
        $display("sweet");
    else if (i == 2)
        $display("terrible");
    else if (i == 10)
        $display("double digits at last");
    else if (i == 18)
        $display("can vote");
    else
        $display("just another birthday"); end endmodule
```



Expression coverage

**Expression coverage**: analyzes the activity of expressions on the right-hand side of assignment statements, and counts when these expressions are executed.



**FEC (Focused Expression Coverage)**: is a method that measures coverage for each input of an expression. If all inputs are fully covered, the expression has reached 100% coverage.

#### Example of expression:

assign y = a & (b | c); ← expression that will be analyzed by FEC



Expression coverage

In FEC, an input is said to be fully covered when the following conditions apply:



- All other inputs are in a state that allow the covered input to control the output of the expression.
- The output can be seen in both 0 and 1 states while the target input is controlling it.

#### Example:

assign y = a & (b | c);

For terminal a to be covered, the value of expression (b | c) must be in a non-masking state (that is, 1 for the & operator)



#### **Expression coverage**

The tool will break the big expression into smaller basic expressions and evaluate one by one.



Example the expression:

assign 
$$z = a \& (b \mid c)$$
;

```
Test vector (a,b,c) = (1,1,0)
```

Test vector (a,b,c) = (1,1,0), (0,1,0)



Condition coverage

<u>Condition coverage</u>: Similar to expression coverage but it analyzes the decision made in "if" and ternary statements (condition? true\_value: false value).



```
//current state logic

assign cnt_pre = cnt_clr ? 8'h0:

en1 | en2 ? cnt + 1'b1:

cnt;

always @* begin

if( a & b)

y = 1;
else

y = 0;
end
```

Target of condition coverage



#### Toggle coverage

<u>Toggle coverage</u>: to measure how many times each bit of a signal has changed (or toggled) during simulation.



Data types which are target of toggle coverage calculation: wire, reg, bit, enum, real, shortreal and integer.

<u>Note</u>: the Questa Sim does not monitor toggle coverage for ports of target instance. It only monitor toggles on signals.

But we can monitor the related port toggle on the top level.

The example on the left shows toggle report in testbench, which is top of dut.

Test vector (a,b,c) = (1,1,0), (0,1,0)



# PRACTICE


- 1. Create 15\_ss15 in your home directory
- 2. Copy share/teacher/15\_ss15/cov\_practice into your directory. The design contains only 1 expression as the previous examples:  $y = a \& (b \mid c)$ ;
- 3. Start writing test case in home directory, write first vector (a,b,c) = (1,1,0).
- 4. % make help to see the new options
- 5. % make all\_cov to build and run simulation in coverage mode. Simulation should be PASSED and test.ucdb is generated.
- 6. % make gen\_cov to generate coverage report. The report is in coverage folder.
- 7. Read and analyze the summary and detail report
- 8. Improve the coverage by adding testcase one by one and see the differences in the coverage report (repeat step 3 until coverage of dut is 100%).
- 9. % make gen\_html to generate coverage report in html format. Open the index.html in **covhtmlreport** folder report to see the coverage.
- 10. Apply this method for one another design to see other coverage metrics.



### **HOMEWORK**

<u>Homework (standard)</u>: Let's make the coverage for the counter\_hw (in 09\_ss9) become 100% Copy counter\_hw folder to your 15\_ss15 folder and check coverage there.





The advanced level points for session 15 is the presentation points about APB protocol.

