


COURSE INTRODUCTION

Khóa Học Thiết Kế Vi Mạch Cơ Bản - Trung Tâm Đào Tạo Thiết Kế Vi Mạch ICTC







COURSE INTRODUCTION





SUMMARY



HOMEWORK





QUESTION



SELF-LEARNING








Initial Block

- Initial block is procedural block.
- Initial block is enabled at time 0 and is executed only once until all statements are finished.






- Statement0 and statement1 are executed at time 0. Which one is executed first is based on tool vendor.
- Initial block is un-synthesizable. It is often used for simulation purpose.
- Initial block MUST be written inside module.



- Use delay statement (#) in initial block to generate timing dependencies.
- Below 2 initial block run parallel at time 0.
- The first initial block finishes first. The second initial block finishes after 90ns and terminate the simulation



\$finish is a Verilog system task that tells the simulator to end the current simulation.





Questions: what's the value of a[1:0] at Ons, 10ns, 20ns, 30ns?

```
reg [1:0] a;
initial begin
a <= 2'b00;
a <= #20 2'b01;
a <= #10 2'b10;
end
```





Questions: what's the value of a[1:0] at Ons, 10ns, 20ns, 30ns?



```
reg [1:0] a;
initial begin
a <= 2'b00;
a <= #20 2'b01;
a <= #10 2'b10;
end


[Ons ]: a[1:0] gets value 2'b00
[10ns]: a[1:0] gets value 2'b10
[20ns]: a[1:0] gets value 2'b01
[30ns]: a[1:0] keeps value 2'b01
```

Do not use non-blocking assignment in the initial block

<u>Practice</u>: generate below waveform in testbench using initial block.

Clock period is 100ns







INITIAL VS ALWAYS



Initial	Always				
In this, each block assignment executes in the 0 simulation time and continues for the next specified sequence	In this, each block assignments continues to execute in simulation time 0 and repeats forever depending on the sensitivity list event				
This block is executed only once	The simulation in this block continues forever. If wait construct is there then it will be held during simulation session				
It is non-synthesizable construct	It is synthesizable construct				



Wait and @

Beside "#", we have other timing control method: "wait" or "@"




- wait statement:
 - Syntax: wait (condition)
 - Wait statement pause the execution of current procedure until the condition is true.
- @: event control operator
 - Syntax: @(event expression)
 - Used to wait for specific events occur, such as changes in signal values.

```
initial begin
...
  wait( ready == 1'b1); //wait ready become 1 before sending data
  send_data(...);
end
```

```
initial begin
...
@( posedge clk); //wait clk rising edge
...
@(data); //wait for any change in data
end
```





FOR LOOP


- For loop can be used in initial block.
- Syntax:

```
for (initial_condition; condition; step_assignment) begin ..statement..
```

end

```
module test_bench;
integer i;

initial begin
   //Note that i++ operator does not exist in Verilog,
   //Only support in Systemverilog
   for(i = 0; i<10; i=i+1) begin
        $display("Current loop %0d",i);
   end
end
end</pre>
```





REPEAT

- Repeat can be used in initial block, to execute a set of statemens N times.
- Syntax:

repeat (number)

Single statement

repeat (number) begin
Multiple statements
end

```
initial begin

clk = 0;

#50;

repeat (6) #50 clk = ~clk;

end
```

Clock of above practice can be generated using repeat

clk ______

```
initial begin
...
repeat (5) @(posedge clk);
...
end
```

Wait 5 posedge clk Then do something



WHILE

 While are looping constructs that execute the given set of statements as long as the condition is true



```
Syntax:while (condition) begin[statements]end
```

```
initial begin
while( data_valid == 1'b0);


$\frac{1}{2} \text{ wait data_valid signal = 1'b1} \text{ Then continue}


end
```



Example: The above practice can be re-written as below. This is the common way for testbench writing.

```
module tb;
 reg clk, rst n, enable;
  reg [7:0] data;
  initial begin
    rst n = 0;
    enable = 0;
    data = 8'h0:
    repeat (2) @posedge clk;
    #1 rst n = 1'b1;
    @posedge clk;
    #1 enable = 1:
    @posedge clk;
    #1 data = 8'haa:
    @posedge clk;
    #1 data = 8'hbb;
    @posedge clk;
    #1 data = 8'hcc;
    @posedge clk;
    #1 enable = 0;
    data = 8'h00;
     #100 $finish;
  end
```






In previous practice, if changing the clock frequency, need to revise the whole testbench. Now the whole simulation is depended to the timing of clock only. Changing clock frequency does not affect the relationship between signals.







TASK


Function is meant to do some processing on the input and return a single value, while a task can have multiple output.



Can define tasks in two ways as below

```
task task_name;
input_declaration;
output_declaration;
inout_declaration;

begin
   [statements]
   end
endtask
```



```
task task_name (
  input <range> arg1,
  output <range> arg2,
  ....
);
  begin
    [statements]
  end
endtask
```

TASK

Different with function, task can have timing control statements ("#" or "@" or "wait") inside.



```
task delay_100ns;
                                     Output y is delayed 100ns than
 input a;
                                     input a
 output y;
  #100 y = a;
 begin
                       ICTC TRAINING CENTER
 end
endtask
```



TASK INVOKE

```
module tb;
 reg in;
 reg out;
 initial begin
   in = 0;
   out = 0;
   #100 in = 1;
   delay_100ns(in, out); //task invoked
 end
 task delay_100ns;
   input a;
   output y;
                                         ICTC TRAINING CE
   begin
     #100 y = a;
   end
 endtask
endmodule
```

Task need to be called inside procedure.

Task can be called as many times as needed.

Output of tasks are given value when the task completed. Then if you read "out" between 100ns and 200ns, it will return 0.

Task need to be declared inside module



TASK VS FUNCTION

Function	Task
Can not have time, executes in the same simulation time unit	Consume simulation time
Can not enable a task	Can enable others task and functions
Should have at least one input argument and can not have output or inout arguments	Can have zero or more arguments of any type
Can return only a single value	Can not return a value but can achieve the same effect using output arguments
ICTC	TRAINING



TASK PRACTICE

<u>Practice</u>: Create a task to perform swapping between two 8-bit reg variables . Hint: need to use "inout" type so that value can be swapped directly.



For example:

- a = 5
- b = 10
- TRAINING CENTER swap(a,b) \rightarrow call task
- \$\display("a = \%d", b = \%d", a,b) \rightarrow a = 10, b = 5 \rightarrow value of a & b is swapped.

VERILOG SYSTEM TASK

The system tasks are used to perform some operations like displaying the messages, terminating simulation, generating random numbers, etc



System task	Description
\$display	To display strings, variables, and expressions immediately in the active region.
\$monitor	To monitor signal values upon its changes and executes in the postpone region.
\$strobe	To display strings, variables, and expressions at the end of the current time slot i.e. in the postpone region.
\$finish	End simulation
\$random	Return a random 32-bit integer



VERILOG SYSTEM TASK FORMAT

The display system tasks use various format specifiers to print the values



Format specifiers	Description
%с	To display ASCII character
%s	To display string
%t	To display the current time
%f	To display real numbers in decimal format. (Ex. 3.14)
%e	To display real numbers in scientific format. (Ex. 2e20)
%x	To display hexa number
%o	To display octal number
%d	To display decimal number
%b	To display binary number



COMPILER DIRECTIVE

We already learn `define, `include, `ifdef in previous session

Compiler directives	escription					
`define	To define text macros (Similar #define in C language					
`include	To include entire content from another Verilog file into existing file during compilation					
`ifdef`endif `ifdef`else`endif	Conditional compiler directives that behave as ifelse conditional statement					
`timescale	To specify time units and precision for the module					
	To specify time units and precision for the module					





TIMESCALE

- Verilog simulation depends on how time is defined.
- The `timescale compiler directive specifies the time unit and precision for the simulation.




```
Syntax: `timescale <time_unit>/<time_precision>
        `timescale 1ns/1ps
        `timescale 10us/100ns
```

■ The time_unit is the measurement of delays and simulation time while the time_precision specifies how delay values are rounded before being used in the simulation.

```
`timescale 1ns/1ns
...
initial begin
  #1  $display("T=%t at time #1", $realtime); //result is 1
  #0.49 $display("T=%t at time #1", $realtime); //result is 1
  #0.5 $display("T=%t at time #1", $realtime); //result is 2
  #0.51 $display("T=%t at time #1", $realtime); //result is 3
end
...
```

```
`timescale 1ns/1ps
...
initial begin
  #1  $display("T=%t at time #1", $realtime); //result is 1000
  #0.49 $display("T=%t at time #1", $realtime); //result is 1490
  #0.5 $display("T=%t at time #1", $realtime); //result is 1990
  #0.51 $display("T=%t at time #1", $realtime); //result is 2500
end
...
```






TESTBENCH

H

- A test bench is a program which generate inputs to DUT and observe the output.
- A test bench does not have to be synthesized. Hence, we can use all features of Verilog programming on the test bench development.






TESTBENCH

Testbench diagram for an OR gate module

```
H
```

```
module or_gate (a,b,z);
input wire a;
input wire b;
output wire z;


assign z = a | b;
endmodule
```





TESTBENCH

Example of test bench for an OR gate module



```
module tb;
  wire tb a, tb b, tb z;
  or_gate u_dut (.a( tb_a ), .b( tb_b ), .z ( tb_z ));
  initial begin
    tb a = 0;
    tb b = 0;
    #10;
    $display("Case 1: a=%b b=%b",tb_a, tb_b);
    if(tb z === 0) begin
       $display("PASSED);
    end else begin
      $display("FAILED. Exp: 0 Actual: %b", tb_z);
      $finish;
    end
    #10;
    tb_a = 0;
    tb b = 1;
    $display("Case 2: a=%b b=%b",tb_a, tb_b);
    ••••
  end
```

endmodule




TESTBENCH USING GOLDEN MODEL

Golden model is a no-timing program, which generates the expected result



DUT



```
odule test bench
                                         sum
                                 full adder 2b dut(.a(a),
                                                    .b(b),
                                                         .sum(sum)
                                 initial
                                                                                     Pattern
                                          b = \sup(0,3);
                                                                                     generator
                                                                            ,i,a,b)
                                                                                       Golden
                                                                                       model
ICTC TRAIN
                                       end else begin
                                                                                       Checker
```



REVIEW DV DESIGN FLOW

Let's review again the DV Flow and see how we can apply into this course



- Analyze requirement from the practice / homework




Identify Verification Scope and Method



- Scope: unit test only
- Method: direct test only









- Verification plan only

- Build direct test environment
- Write testcase based on verification plan



Build Test Environment and Test Case (Scenario)

Run Simulation and Debug



- Compile
- Run simulation
- Debug result

- Analyze and improve coverage



Check and Improve Coverage

Verification Review



- Review and feedback by instructor





Session 11


<u>Homework1</u>: A BUS protocol include master and slave. Master send read/write request, slave receive the request.

Write master read/write task to realize below waveform.

- All signals need to be generated based on clock using "@" operator.
- paddr[15:0], pwdata[31:0] can be assigned to any value.
- When calling master write task, the timing of write transfer is realized. The same for calling master read task.
- Task can be called as many times as needed.
- The "slave" on the block diagram is just to illustrate the design idea. It can be ignored in the test_bench












Session 11

Homework2(*): add slave logic

- Slave has "pready" signal indicates the transfer is completed.
- Pready is 1 immediately or some cycles after both psel and penable is High.
 The number of cycles can be randomized between 0 and 5.
- Write: only when pready is 1, master's signals can be negated as the waveform
- Read: only when pready is 1, master's signals can be negated as the waveform
- Slave generate prdata[31:0] (any value) and the master read task print out the value when it detects pready is High.
- There is no DUT in this testbench, the "slave logic" needs to be driven be










Example: write transfer with pready returns immediately

Session 11

```
{signal: [
 {name: 'clk', wave: 'P...'},
 ["Master",
 {name: 'paddr[15:0]', wave: 'x=.x',data:["A0","A0"]},
 {name: 'pwrite', wave: '01.0', node: '...c'},
 {name: 'penable', wave: '0.10',node: '...b'},
 {name: 'pwdata[31:0]', wave: 'x=.x',data:["D0"]},
 ["Slave",
 {name: 'pready', wave: '0.10', node: '..a'},
 head:{
 text:'Write Transfer',
  tick:0,
  every:1
 edge: [
  'a~->b','a~->c','I+J 1 cycle'
 config: { hscale: 3 }
```

```
{signal: [
 {name: 'clk', wave: 'P.....'},
 ["Master",
 {name: 'paddr[15:0]', wave: 'x=...x',data:["A0","A0'
 {name: 'psel', wave: '01...0',node: '.....c'},
 {name: 'pwrite', wave: '0.....',},
 {name: 'penable', wave: '0.1..0',node: '.....b'},
                  node: '..l.J', },
 ["Slave",
 {name: 'pready', wave: '0...10',node: '....a'},
 {name: 'prdata[31:0]', wave: 'x...=x',data:["D0"]},
 head:{
  text:'Read Transfer',
  tick:0.
  every:1
 edge: [
  'a~->b','a~->c','I+J 2 cycles'
 config: { hscale: 2 }
```






Let's see again our previous counter example.

The later projects in this course need to follow this style.








Test bench hierrachy







Verification item list example. Later on it should be written in excel

ID	Item name	Description
1	cnt_init	After reset is released, the counter initial value is 8'h00 and remain the same while counter_en is 0.
2	cnt_up	When "counter_en" is High, counter start counting up.
3	cnt_stop	When "counter_en" is negated from High to Low, the counter stops and remain the same value. When "counter_en" is resumed from Low to High, the counter can resume counting from the stop value
4	cnt_clr	When "counter_clr" is High, counter is cleared to 8'h00, regardless of "counter_en" value (counter_clear has higher priority).
5	cnt_reset	When rst_n is asserted during operating, the counter is initialized to 8'h00.
6	cnt_overflow	The overflow flag is asserted when counter reached 8'hff and negated to Low in 1 cycle. The counter is initialized to 8'h00 and count up normally after overflow (if counter_en is still High).



The recommended verification item list.

					-17						
Sub item 1	Sub item 2	Method	Class	Test sequence	Formal assertion	Pass condition	Plan Start	Plan End	Actual Start	Actual End	PIC
				Toggle each bit of 12 bit address							
				- R/W at address offset 0					 		<u> </u>
				- R/W at address offset 1							i
				- R/W at address offset 2							İ
						RW is OK					
Address is 4KB	-	Direct	Α	- R/W at address offset 0x800	-	Psel always toggle	2-Feb	3-Feb			İ
	Address inside										
	address map			Write/Read to 0x0000_1000							i
	0x0000_1000 -			Then		RW is OK					į
Boundary address	0x0000_1FFF	Direct	Α	Write/Read to 0x0000_1FFF	\-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Psel is asserted	4-Feb	5-Feb			<u> </u>
	Address outside										<u></u>
	address map										İ
	0x0000_1000 -			Write/Read to 0x0000_0FFF		RW is not hang-up					i
	0x0000_1FFF	Direct	Α	Write/Read to 0x0000_2000		Psel is not asserted	4-Feb	5-Feb			İ
					Use jasper gold CSR to	Jasper gold			[;
					check all the reserved	reserved assertion					İ
Reserved address	-	Formal	В	-	addresses	is PASSED	2-Feb	10-Feb			
	Address is 4KB Boundary address	Address is 4KB Address inside address map 0x0000_1000 - 0x0000_1FFF Address outside address map 0x0000_1000 - 0x0000_1FFF	Address is 4KB - Direct Address inside address map 0x0000_1000 - 0x0000_1FFF Direct Address outside address map 0x0000_1000 - 0x0000_1000 - 0x0000_1FFF Direct	Address is 4KB Address inside address map 0x0000_1000 - 0x0000_1FFF Direct A Address outside address map 0x0000_1000 - 0x0000_1FFF Direct A	Address is 4KB Address inside address map 0x0000_1FFF Address outside address map 0x0000_1FFF Direct A Toggle each bit of 12 bit address - R/W at address offset 0 - R/W at address offset 1 - R/W at address offset 2	Address is 4KB Address inside address map 0x0000_1FFF Direct A Write/Read to 0x0000_1FFF Address map 0x0000_1000 - Qx0000_1000 - Direct A Write/Read to 0x0000_0FFF Address map 0x0000_1FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct A Write/Read to 0x0000_0FFF Direct Direct A Write/Read to 0x0000_0FFF Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Direct Di	Toggle each bit of 12 bit address - R/W at address offset 0 - R/W at address offset 1 - R/W at address offset 2	Toggle each bit of 12 bit address - R/W at address offset 0 - R/W at address offset 1 - R/W at address offset 2	Toggle each bit of 12 bit address - R/W at address offset 0 - R/W at address offset 1 - R/W at address offset 2	Toggle each bit of 12 bit address - R/W at address offset 0 - R/W at address offset 1 - R/W at address offset 2 - R/W at address offset 2 - R/W is OK - Psel always toggle - Psel is asserted - Psel is asserted - Psel is asserted - Psel is asserted - Psel is asserted - Psel is not hang-up - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted - Psel is not asserted	Sub item 1 Sub item 2 Method Class Test sequence Formal assertion Plan Start Plan End Actual Start Actual End Toggle each bit of 12 bit address - R/W at address offset 0 - R/W at address offset 0 - R/W at address offset 2 RW is OK Psel always toggle 2-Feb 3-Feb Address map 0x0000_1000 - Boundary address Subside address map 0x0000_1000 - Address outside address map 0x0000_1000 - Cox Ox Ox Ox Ox Ox Ox Ox Ox Ox Ox Ox Ox Ox

The more detail of the verification item list, the more chance to find bugs of the design

