


## **COURSE INTRODUCTION**

Khóa Học Thiết Kế Vi Mạch Cơ Bản - Trung Tâm Đào Tạo Thiết Kế Vi Mạch ICTC







## **COURSE INTRODUCTION**





**SUMMARY** 



**HOMEWORK** 



**QUESTION** 



SELF-LEARNING





## **REGISTER PRACTICE**



The homework1 on ss12 will be used for this session.






Let's think about the checkpoints we should pay attention to when verify for the register module!



# Issue 1: Wrong timing of write



**Practice:** how many wrong timing points in below figure?






# Issue 2: Wrong timing of read



**<u>Practice:</u>** how many wrong timing points in below figure?

Assume that there's no latency in reading, data return immediatedly at read request.





# Issue 3: Wrong initial value



Data 0 register: 32 bit addr = 0x0

Bit	Name	Туре	D <u>ef</u> ault v <u>al</u> ue	Description
31:0	DATA0	RW	32'h0000_0000	DATA0 data register

Data 1 register: 32 bit, addr =0x8

Bit	Name	Туре	Default value	Description
31:0	DATA1	RW	32'hFFFF_FFFF	DATA1 data register
		'	'	



# Issue 4: Decode wrong address




- Write to data 0 register but the data 1 register is updated.
- TRAINING CENTER Write to data 1 register but the data 0 register is updated.
- Read data 0 register but get data 1 register.
- Read data 1 register but get data 0 register.



## Issue 5: Bits/Fields position are not correct






wdata[15:0]

Expectation

DATA[15:0]




wdata[15:0]

Actual

DATA[15:0]

## Issue 5: Bits/Fields position are not correct (cont.)






wdata[15:0]

**Expectation** 

DATA[15:0]



wdata[15:0]

Actual


DATA[15:0]



## Issue 6: Bits/fields attribute are not correct




- RW bits/fields become RO
- RO bits/fields become RW
- WO bits/fields become RW
- RW bits/fields become WO.





## Issue 7: Access is not one-hot





- Write to data 0 register but the data 1 register is updated.
- Write to data 1 register but the data 0 register is updated.
- Read data 0 register but get data 1 register.
- Read data 1 register but get data 0 register.



Addr 0x04 is

wrong




# Now we understand all the issues. Let's think about how to detect them once they happen!!!



## Homework

#### Homework1:



Download below file, complete it and send to your lecturer for review.

register checklist.xlsx

#### Homework2:

Create 13\_ss13 in your home directory

Standard level: Check the initial value and read/write for all the registers

Advanced level(\*): Check timing issue and one-hot issue.

<u>Important note</u>: must use task for write/read access for this homework



