



















1	2	3	4 5 6
U8B 10M16DCF256I7G_mk3pinstest	U8E	1101	U8H
10	M16DCF256I7G_mk3pinstest	U8I	10M16DCF256I7G_mk3pinstest MEM A 0 [20,0] PMEN 450 01
IOBank_8	IOBank_6	10M16DCF256I7G_mk3pinstest	UBank_1B
	IOBalik_0	IOBank_2	OC MEM DAM OF 1
ALTERA_nSTATUS F7 ALTERA_nSTATUS	exp_PORTG_nOE B16 exp_PORTG_nOE	N2 DODTD :- 0	MEM_RAM_nCE_o_1 G6 MEM_RAM_nCE_o_1 MEM_nOE_o DMEM_nOE
ALTERA_nCONFIG  E8  ALTERA_nCONFIG	SYS_nNMI_i B15 SYS_nNMI_i	exp_PORTD_io_8 N2 exp_PORTD_io_8	MEM_A_0_9 H6 MEM_A_0_9 MEM_nWE_0 DMEM_nWE
ALTERA_CONF_DONE E7 ALTERA_CONF_DONE	SYS_nIRQ_i	exp_PORTD_io_7	MEM_A_0_3 J1 MEM_A_0_3
ALTERA_CONFIG_SEL F8 ALTERA_CONFIG_SEL	SYS_nDBE_i	exp_PORTD_io_5	MEM_A_0_2
A exp_PORTF_nOE  B3 exp_PORTF_nOE	SYS_RDY_i	exp_PORTD_io_4 M1 exp_PORTD_io_4	MEM_A_o_17   J3   MEM_A_o_17   MEM_RAM_nCE_o_[3]   MEM_RAM_nCE[30]
EXPLICIT LICE AZ BODTE - OF	SYS_PHIO_i  D15  SYS_PHIO_i	exp_PORTD_io_3 M3 exp_PORTD_io_3	MEM_A_o_14 J5 MEM_A_o_14
EXP_FORTE_IIOE DO DODTEES to 0	313_F1110_1 E4E CVC D 1. 7	exp_PORTD_io_11 P1 exp_PORTD_io_11	
EXP_10K1E10_10_9	515_515	exp_PORTD_io_1 N4 exp_PORTD_io_1	
EXP_10K1E10_10_0	513_0_10_0 C4E CVC D : E	exp_PORTC_io_11 N3 exp_PORTC_io_11	SYS A o [150] DSYS_A[150]
exp_lokiteld_lo_/	313_0_0 646	MEM_nWE_o K6 MEM_nWE_o	SD CS 0 SYS D io [70] ◆SYS D[70]
EXP_I OKIEI G_IO_O	STOLD THAT	MEM A o 7 L6 MEM_A_o_7	SD MOSL o SYS_SYNC_O DSYS_SYNC
EXP_FORTETG_TO_S	313_D_IO_3	MEM_A_o_6 L1 MEM_A_o_6	SD CLK 0 SYS_RNW_0 DSYS_RNW
EXP_IORIEIO_IO_I	515_5_6	MEM_A_o_5 L2 MEM_A_o_5	SD MISO I STS_PHILO DSYS_PHI1
exp_rokitero_to_5	313_U_IU_1	MEM A o 4 L3 MEM_A_o_4	SVS PHI2 0 PSVS PHI2
EXP_I OKIEI G_IO_Z	STS_BUT_D_HUE_U	MEM A 0 18 K5 MEM_A_0_18	SYS BUF D DIR O D SYS BUFD DIR
AO DODIEC :- 10	313_B01_D_D11_0	MEM A o 16 K2 MEM_A_o_16	SYS_BUF_D_nUE_O DSYS_BUFD_nOE
exp_rokitid_id_id_id	515_~	MEM_A_o_13 J6 MEM_A_o_13	SYS_RDY
EXP_IORIEIG_IO_I	313_0_0 145		SYS_nNMI_iGSYS_nNMI
EXP_I OKIEI G_IO_O	313_A_0_/	U8J	SYS_nIRQ_i CISYS_nIRQ
EXPLICITATION DATA TO 7	313_A_0_0		SYS_PHIO_i QSYS_PHIO
exp_PORTA_io_7  exp_PORTA_io_6  D9  exp_PORTA_io_6	SYS_A_o_15 SYS_A_o_15 J16 SYS_A_o_11	10M16DCF256I7G_mk3pinstest	SYS nDBF i
EXP_FORTA_TO_O	313_A_0_11 146 CVC A = 40	IOBank_5	SYS AUX IO [6 0]
EXP_1 OKTA_10_5	313_^_0_10	NA / CVC CVNC -	13C CDA :- 315_AUX_0_[30] PSYS AUX 0[30]
exp_PORTA_io_3	LED_o_3 G12 LED_o_3	SYS_SYNC_0 N14 SYS_SYNC_0	12C_SDA_io → 12C_SDA → 12C_SDA
B exp_PORTA_io_2 FO exp_PORTA_io_2	LED_o_2 E14 LED_o_2	SYS_RnW_0  SYS_RHI2_0  R15  SYS_PHI2_0	LED_o_[30] DLED[30]
exp_PORTA_io_1 E9 exp_PORTA_io_1	LED_o_1 G11 LED_o_1	313_F1112_0	exp_PORIA_io_[70] AND POPTAGE 01
exp_PORTA_io_0 C6 exp_PORTA_io_0	LED_o_0 D14 LED_o_0	SYS_PHI1_0 N16 SYS_PHI1_0	SUP_nRESET_i
SYS_AUX_io_6 A10 SYS_AUX_io_6	CLK_48M_i J11 CLK_48M_i	SYS_A_o_5 L16 SYS_A_o_5	EXP PORTA DOE O
SYS_AUX_io_5 B10 SYS_AUX_io_5	BTNUSER_i_0 C14 BTNUSER_i_0	SYS_A_o_4 L15 SYS_A_o_4	CLN_46M_I CLN_48M avp_POPTR_o_[7_0]
SYS_AUX_io_4 A11 SYS_AUX_io_4	11014	SYS_A_o_3 K14 SYS_A_o_3	BTNUSER i [10] Obtnuser[10] exp_PORTC_io_[110] Occup_PORTE[70]
SYS_AUX_io_2 B11 SYS_AUX_io_2	U8K	SYS_A_0_2 L12 SYS_A_0_2	exp_PORTIC_[o_[110]]
SYS_AUX_io_0 A12 SYS_AUX_io_0 10	M16DCF256I7G_mk3pinstest	SYS A o 14 NII 313_A_0_14	exp_PORTEFG_io_[110] exp_PORTEFG_io_[110]  exp_PORTEFG_io_[110]  exp_PORTEFG_io_[110]
MEM_A_o_10 A2 MEM_A_o_10	IOBank_3	SYS_A_o_13 K12 SYS_A_o_13	ALTERA_NSTATUS CALTERA_STATUS EXP_PORTE_NOE_0 Deve_PORTER(11)
		SYS A o 12 L11 SYS_A_o_12	ALTERA DONNEIG
U8C	exp_PORTD_io_9 R1 exp_PORTD_io_9	SYS A 0 1 113 313 A 0 1	ALTERA CONE DONE
10M16DCF256I7G_mk3pinstest	exp_PORTD_io_6	SYS A 0 0 M14 SYS_A_0_0	
IOBank_7	exp_PORTD_io_2 R2 exp_PORTD_io_2	SYS AUX 0 3 P15 SYS_AUX_0_3	
	exp_PORTD_io_10 P2 exp_PORTD_io_10	SYS AUX 0.2 P16 SYS_AUX_0_2	HDMI_D2_0 DHDMI_D2P
exp_PORTB_o_7	exp_PORTD_io_0 N5 exp_PORTD_io_0	SYS AUX o 1 P14 SYS_AUX_o_1	HDMI_D1_o(n) DHDMI_D1N
I DODED & ALT EXPLORID_O_O	exp_PORTC_io_9 P5 exp_PORTC_io_9	SYS AUX o 0 R16 SYS_AUX_o_0	HDMI_D1_0 DHDMI_D1P
PORTR 0.5 B13 exp_PORTB_0_5	exp_PORTC_io_8 P6 exp_PORTC_io_8	HDML SDA io R14 HDMLSDA_io	HDMI_DO_o(n)DHDMI_DON
	exp_PORTC_io_7 T4 exp_PORTC_io_7	HDML SCL o T15 HDML_SCL_o	HDMI_DO_ODHDMI_DOP
ava DODTR o 3 AIS CXP_IONID_O_S	exp_PORTC_io_6	HDMI_HPD_i T14 HDMI_HPD_i	HDMI_CK_o(n) DHDMI_CKN
exp PORTB o 2 CIS EXP PORTB 0 2	exp_PORTC_io_5		HDMI_CK_O DHDMI_CKP
C PAR PROTE O 1 DIZ CAPTORIDO I	exp_PORTC_io_4 T3 exp_PORTC_io_4	U8D	HDMI_SCL_O DHDMI_SCL
OVE PORTE O C12 exp_PORTB_O_0	exp_PORTC_io_3 R4 exp_PORTC_io_3	10M16DCF256I7G_mk3pinstest	HDMI_SDA_ioHDMI_SDA
PORTA IO 4 LII CAPLIORIALIO_T	exp_PORTC_io_2 R6 exp_PORTC_io_2		HDMI_HPD_i
SYS AUX in 3	exp_PORTC_io_10 P4 exp_PORTC_io_10	OBank_1A	CND L -
SYS AUX io 1 LTO STS_AGX_IG_T	exp_PORTC_io_1 T5 exp_PORTC_io_1	C4 exp_PORTA_DIR_o	CND D -
BTNUSER_i_1 F12 BTNUSER_i_1	exp_PORTC_io_0 R5 exp_PORTC_io_0	exp_FORTA_DIR_O	SNU_R_OSND_R
	SYS D to 0 P8 SYS_D_to_0	MEM_HOE_O	
U8L	SUP_nRESET_i R8 SUP_nRESET_i	MEM_RAM_IICE_0_0	
	SND R o T9 SND_R_o	MEM_I C_IICC_O	
10M16DCF256I7G_mk3pinstest	SND L o M9 SND_L_o	MEM D :- 6	
OBank_4	SD_MOSI_o	MEM_D_IO_O	
D44 CD MICO :	SD_CS_0 R10 SD_CS_0	MEM_U_IO_5	
SD_MISO_i R11 SD_MISO_i	SD_CLK_0	MEM_D_io_4  D1	
SD_DET_i T12 SD_DET_i	NOTCONN M7	MEM_D_io_3 MEM_D_io_2 E1 MEM_D_io_2 E1 MEM_D_io_2	
NOTCONN R12	MEM_RAM_nCE_o_3  M8 MEM_RAM_nCE_o_3	MEM_D_io_2	
NOTCONN X	MEM_RAM_nCE_o_2  M6 MEM_RAM_nCE_o_2	MEM_D:= 4   FZ   MEM_D_IO_I	
HDMI_D2_o(n)   HDMI_D2_o(n)	MEM_A_o_20 R7 MEM_A_o_20	MEM D :- 0   FI   MEM_D_10_0	
HDMI_D2_0 L10 HDMI_D2_0	MLM_A_0_20		fixed: clk/sysd0, jtag, u22 footprint
HDMI D1 o(n) M10 HDMI_D1_o(n)	MEM_A_0_19	MEM A 6 11 03 PILITA 0 11	Dossytronics
HDMI D1 0 L9 HDMI_D1_0	MEM_A_0_13	MEM A O 1 GZ MEM_A_O_I	,
HDMLDO o(n) P13 HDMLDO_o(n)	MEM_A_0_12 12C_SDA_io  T8	MEM_A_o_0 F4 MEM_A_o_0	Sheet: /fpga_top/
HDMI DO 0 P12 HDMI_DO_0	12C_SDA_10		File: fpga_top.sch
HDMLCK_o(n) P10 HDMLCK_o(n)	12C_SCL_0 18 12C_SCL_0		Title: Mk.3 Blitter FPGA development board
HDMI_CK_o P11 HDMI_CK_o			
			Size: A4 Date: 2021-08-14 <b>Rev: 3.03</b>
			KiCad E.D.A. kicad (5.1.6)-1   Id: 11/11
1	2	3	4 5