```
1 /*
    * adc_driver.c
 2
 3
 4
       Created on: Dec 10, 2018
 5
           Author: Dominic Doty
 6
 7
 8
 9 /* HEADER */
10 #include "adc_driver.h"
11
12
13 /* STATIC FUNCTION DECLARATIONS */
14 static bool adc_null_ptrs(adc_init_config* config);
15 static bool adc_incompatible_mode(adc_channel channel, adc_bits bits);
16
17
18 /* FUNCTION DEFINITIONS */
19
20 // Initialize the ADC with set parameters
21 adc_error adc_init(adc_init_config* config)
22 {
23
       // Init Variables
24
       adc_error ret = ADC_ERROR_SUCCESS;
25
26
       // Check validity of config struct
27
       if(adc_null_ptrs(config))
28
       {
           ret = ADC_ERROR_NULL_PTR;
29
30
31
       // Check valid mode (diff modes with diff channels)
32
       else if(adc_incompatible_mode(config->channel, config->bits))
33
34
           ret = ADC_ERROR_CHANNEL_MODE_INCOMPATIBLE;
35
       }
36
       else if(config->adc != ADC0)
37
38
           ret = ADC_ERROR_UNKNOWN_ADC;
39
       }
40
       else
41
       {
           // Easy Read Address
42
43
           ADC_Type* adc = config->adc;
44
45
           // GPIO Setup
           clock ip name t kclock = ((((uint32 t)(config->port)) >> 12) & 0xFU) + 0x10380000U;
46
47
           CLOCK_EnableClock(kclock);
           PORT_SetPinMux(config->port, config->pin_1, kPORT_PinDisabledOrAnalog);
48
49
           PORT_SetPinMux(config->port, config->pin_2, kPORT_PinDisabledOrAnalog);
50
51
           // Enable Clock To Peripheral
           CLOCK EnableClock(kCLOCK Adc0);
52
53
54
           // CFG1
55
           adc->CFG1 = ADC_CFG1_ADLPC(config->low_power)
                        ADC_CFG1_ADIV(config->clock_div)
56
                        ADC_CFG1_ADLSMP(ADC_SAMP_CYCLE_ADDER_ADLSMP(config->sample_cycle_add))
57
58
                        ADC_CFG1_MODE(ADC_BITS(config->bits))
59
                        ADC_CFG1_ADICLK(config->clock);
60
61
           // CFG2
           adc->CFG2 = ADC_CFG2_MUXSEL(config->mux)
62
63
                        ADC_CFG2_ADACKEN(config->async_state)
64
                        ADC_CFG2_ADHSC(ADC_SAMP_CYCLE_ADDER_ADHSC(config->sample_cycle_add))
65
                        ADC_CFG2_ADLSTS(ADC_SAMP_CYCLE_ADDER_ADLSTS(config->sample_cycle_add));
66
67
           // SC2 - Note, ADTRG is set after calibration at the end
           adc -> SC2 =
68
                           ADC_SC2_COMP(config->compare_mode)
69
                        ADC_SC2_DMAEN(config->dma_mode)
70
                        ADC_SC2_REFSEL(config->ref_volt)
71
```

```
72
            // SC3
 73
            adc -> SC3 =
                           ADC_SC3_ADCO(config->continuous)
 74
                         ADC_SC3_AVG(config->avg_samps)
 75
 76
            switch(config->compare_mode)
 77
            {
 78
                case ADC COMPARE DISABLED:
 79
                    break;
 80
                case ADC_COMPARE_LESS:
 81
 82
                     adc->CV1 = ADC_CV1_CV(MAX(config->compare_1, config->compare_2));
 83
                    break:
 84
                case ADC_COMPARE_RANGE_EXCLUSIVE_INSIDE:
 85
 86
                     adc->CV1 = ADC_CV1_CV(MAX(config->compare_1, config->compare_2));
 87
                     adc->CV2 = ADC_CV2_CV(MIN(config->compare_1, config->compare_2));
 88
                    break;
 89
 90
                case ADC COMPARE GREATER:
 91
                     adc->CV1 = ADC_CV1_CV(MAX(config->compare_1, config->compare_2));
 92
                    break;
 93
                case ADC_COMPARE_RANGE_INCLUSIVE_INSIDE:
 94
                     adc->CV1 = ADC_CV1_CV(MIN(config->compare_1, config->compare_2));
 95
 96
                     adc->CV2 = ADC_CV2_CV(MAX(config->compare_1, config->compare_2));
 97
                    break;
 98
                case ADC_COMPARE_RANGE_EXCLUSIVE_OUTSIDE:
 99
100
                    adc->CV1 = ADC_CV1_CV(MIN(config->compare_1, config->compare_2));
101
                     adc->CV2 = ADC_CV2_CV(MAX(config->compare_1, config->compare_2));
102
                    break:
103
104
                case ADC_COMPARE_RANGE_INCLUSIVE_OUTSIDE:
                     adc->CV1 = ADC_CV1_CV(MAX(config->compare_1, config->compare_2));
105
                     adc->CV2 = ADC_CV2_CV(MIN(config->compare_1, config->compare_2));
106
107
                    break;
108
            }
109
110
            // Calibrate
            adc->SC3 |= ADC_SC3_CAL(1);
111
            while(!(*(adc->SC1) & ADC_SC1_COCO_MASK));
                                                            // Wait for cal to complete
112
113
114
            // Check for Failure
            if(adc->SC3 & ADC SC3 CALF MASK)
115
116
            {
117
                ret = ADC_ERROR_FAILED_CAL;
            }
118
            else
119
120
            {
121
                // Set up Interrupt Flag, Trigger
122
                if(config->interrupt == ADC_INT_ON_COMPLETE)
123
                {
                     adc->SC2 |= ADC_SC2_ADTRG(config->trigger);
124
125
                    NVIC_EnableIRQ(ADC0_IRQn);
126
127
128
                // SC1 set channel (also starts conversion)
129
                adc -> SC1[0] =
                                   ADC_SC1_ADCH_DIFF(config->channel)
130
                                 ADC_SC1_AIEN(config->interrupt);
            }
131
132
        }
133
134
        return ret;
135 }
136
137 // Start an ADC Conversion - Only needed in single shot mode, init automatically starts continuous mode
138 void adc_start_conversion(ADC_Type* adc, adc_mux_select mux, adc_channel channel)
139 {
        adc->SC1[mux] = ((adc->SC1[mux]) & ~(ADC_SC1_ADCH_MASK | ADC_SC1_DIFF_MASK)) | channel;
140
141 }
142
143 // Get result blocking
```

```
144 uint16 t adc blocking result(ADC Type* adc, adc mux select mux, adc bits bits)
145 {
        uint16_t mask_lut[] = ADC_BITS_RESULT_MASK_LUT;
146
147
        while(!(adc->SC1[mux] & ADC_SC1_COCO_MASK));
148
        return adc->R[mux] & mask_lut[bits];
149 }
150
151 // Calculate the sample rate based on supplied clock parameters
152 // Not meant for use in normal application, used for debugging
153 uint32_t adc_sample_rate_calc(adc_init_config* config)
154 {
        // Initialize
155
156
        uint32_t sample_rate = 0;
157
158
        // Find Clock rate based on source, (bus, bus/2, alt, async), calc the div freq
159
        uint32_t clock_rate = 0;
        switch(config->clock)
160
161
        {
162
            case ADC CLOCK SEL BUS:
                clock_rate = CLOCK_GetBusClkFreq();
163
164
                break;
            case ADC_CLOCK_SEL_BUSDIV2:
165
166
                clock_rate = CLOCK_GetBusClkFreq()/2;
167
                break:
168
            case ADC CLOCK SEL ALTCLK:
169
                clock rate = 0; // Cannot find info on Alt freq
170
                break;
171
            case ADC_CLOCK_SEL_ADACK:;
172
                // Typical Frequency Values - page 29 of datasheet
173
                uint32_t ADACK_freqs[] = ADACK_FREQUENCY_LUT;
174
                uint8 t ADACK index = ADACK FREQUENCY LUT INDEX((config->low power), (config->sample cycle add >> 3));
                clock rate = ADACK freqs[ADACK index];
175
176
                break;
            default:
177
178
                break;
179
        }
180
        // Calculate Divided Clock Rate
181
182
        clock_rate /= (1 << config->clock_div);
183
184
185
        // Calculate Clocks/Sample
186
        uint8 t average_number[] = ADC_SAMP_AVERAGE_LUT;
        uint8_t mode_base_cycles[] = ADC_BITS_BASE_CYCLE_LUT;
187
188
        uint8 t long mode cycles[] = ADC SAMP CYCLE ADDER LUT;
189
190
        // Find Clock/Samp based on Average Mode, Convert Mode, Long Sample Time Adder, and High Speed Time Adder
191
        // Note that this ignores Single/First Continuous Time Add
192
        uint16_t clocks_per_sample =(average_number[config->avg_samps])
193
                                     ((mode_base_cycles[config->bits]) + (long_mode_cycles[config->sample_cycle_add]));
194
195
196
        // Calculate Sample Rate
197
        sample_rate = clock_rate/clocks_per_sample;
198
199
200
        // Check that we're within clock limits
201
        if(
               (config->bits == ADC_BITS_16BIT)
202
            (config->bits == ADC_BITS_16BIT_DIFF))
203
204
            if(clock_rate > 12000000)
205
            {
206
                sample_rate = 0;
                                     // 16 bit can go 12MHz clock source
207
208
        }
209
        else
210
        {
211
            if(clock_rate > 18000000)
212
            {
213
                sample_rate = 0;
                                  // 13 bit or less can go 18MHz clock source
214
215
        }
```

```
216
217
218
        return sample_rate;
219 }
220
221
222 /* STATIC FUNCTION DEFINITIONS */
223
224 // Check for null pointers in the config struct
225 static bool adc_null_ptrs(adc_init_config* config)
226 {
227
        // Initialize
228
        bool ret = false;
229
        // Null config struct
230
                                    // Null Config struct
231
              (config == NULL)
            (config->adc == NULL) // Null ADC pointer
232
233
            (config->port == NULL) ) // Null GPIO Port
234
       {
235
           ret = true;
236
        }
237
        return ret;
238 }
239
240 // Check that mode and selected channel are compatible (diff channel with diff mode)
241 static bool adc_incompatible_mode(adc_channel channel, adc_bits bits)
242 {
243
        // Initialize
244
       bool ret = false;
245
246
       if(channel != ADC_CHAN_DISABLED)
                                         // If channel is disabled, don't bother checking mode
247
            bool diff_mode = (bits >= 0x4U);
                                               // Diff Modes, Diff Channels
248
           bool diff_channel =((channel == ADC_CHAN_DAD0)
249
                                (channel == ADC_CHAN_DAD1)
250
                                (channel == ADC_CHAN_DAD2)
251
                                (channel == ADC CHAN DAD3)
252
253
                                (channel == ADC CHAN TEMP DIFF)
254
                                (channel == ADC CHAN BANDGAP_DIFF)
255
                                (channel == ADC_CHAN_VREFSH_DIFF));
256
257
           ret = !(diff_mode == diff_channel);
258
       }
259
260
        return ret;
261 }
```