```
* adc_driver.h
 2
 4
       Created on: Dec 10, 2018
           Author: Dominic Doty
 6
 8 #ifndef INCLUDE_ADC_DRIVER_H_
 9 #define INCLUDE_ADC_DRIVER_H_
10
11 /* INCLUDES */
12 #include "MKL25Z4.h"
13 #include "stddef.h"
14 #include "fsl_common.h"
15 #include "fst_clock.h"
16 #include "fsl_port.h"
17
18 /* DEFINES & TYPEDEFS */
19 // Return errors
20 typedef enum
21 {
       ADC_ERROR_SUCCESS,
22
23
       ADC ERROR NULL PTR,
       ADC_ERROR_CHANNEL_MODE_INCOMPATIBLE,
24
25
       ADC_ERROR_UNKNOWN_ADC,
26
       ADC_ERROR_FAILED_CAL
27 } adc_error;
28
29 // Channel definitions
30 typedef enum
31 {
32
       ADC_CHAN_DADP0,
33
       ADC_CHAN_DADP1,
34
       ADC_CHAN_DADP2,
       ADC_CHAN_DADP3,
35
36
       ADC_CHAN_AD4,
       ADC_CHAN_AD5,
37
38
       ADC_CHAN_AD6,
       ADC CHAN AD7,
39
40
       ADC_CHAN_AD8,
41
       ADC_CHAN_AD9,
42
       ADC_CHAN_AD10,
       ADC_CHAN_AD11,
43
44
       ADC_CHAN_AD12,
45
       ADC_CHAN_AD13,
46
       ADC_CHAN_AD14,
47
       ADC_CHAN_AD15,
48
       ADC_CHAN_AD16,
       ADC_CHAN_AD17,
49
50
       ADC_CHAN_AD18,
       ADC_CHAN_AD19,
51
       ADC_CHAN_AD20,
52
53
       ADC_CHAN_AD21,
54
       ADC_CHAN_AD22,
       ADC_CHAN_AD23,
55
       ADC CHAN TEMP = 0 \times 1 AU,
56
57
       ADC_CHAN_BANDGAP,
       ADC_CHAN_VREFSH = 0x1DU,
ADC_CHAN_VREFSL,
58
59
       ADC CHAN DISABLED,
60
       ADC\_CHAN\_DAD0 = 0 \times 20 U,
61
62
       ADC_CHAN_DAD1,
       ADC_CHAN_DAD2,
63
64
       ADC CHAN DAD3,
       ADC_CHAN_TEMP_DIFF = 0x3AU,
65
66
       ADC_CHAN_BANDGAP_DIFF,
       ADC\_CHAN\_VREFSH\_DIFF = 0x3DU
67
68 } adc_channel;
69
70 // Modified define to accommodate channel/diff enum setup
71 #define ADC_SC1_ADCH_DIFF(x)
                                   (((uint32_t)(((uint32_t)(x)) << ADC_SC1_ADCH_SHIFT)) & (ADC_SC1_ADCH_MASK|ADC_SC1_DIFF_MASK))</pre>
72
73 // Interrupt on Complete
74 typedef enum
75 {
       ADC_NO_INT,
76
       ADC_INT_ON_COMPLETE
77
78 } adc_int_enable;
```

```
79
 80 // Low Power Mode
 81 typedef enum
 82 {
        ADC_POWER_NORMAL_MODE,
 83
 84
        ADC_POWER_LOW_MODE
 85 } adc_power_mode;
 86
 87 // Clock Dividers
 88 typedef enum
 89 {
        ADC_CLOCK_DIV_1,
 90
 91
        ADC_CLOCK_DIV_2,
 92
        ADC_CLOCK_DIV_4,
 93
        ADC_CLOCK_DIV_8
 94 } adc_clock_div;
 96 // Clock Selections
 97 typedef enum
 98 {
 99
        ADC_CLOCK_SEL_BUS,
100
        ADC_CLOCK_SEL_BUSDIV2,
101
        ADC_CLOCK_SEL_ALTCLK,
102
        ADC_CLOCK_SEL_ADACK
103 } adc_clock_sel;
104
105 // ADACK (Async Internal Clock) Frequency Look Up Table (I don't love this implementation)
106 #define ADACK_FREQUENCY_LUT {5200000, 6200000, 2400000, 4000000}
107 #define ADACK_FREQUENCY_LUT_INDEX(ADC_CFG1_ADLPC, ADC_CFG1_ADLSMP) (((ADC_CFG1_ADLPC) << 1) | (ADC_CFG1_ADLSMP))
108
109 // Async Clock Mode
110 typedef enum
111 {
112
        ADC_ASYNC_CLOCK_ONLY_ADC,
        ADC_ASYNC_CLOCK_ALWAYS_ENABLED
113
114 } adc_async_clock_mode;
115
116 // Conversion Bit Modes
117 typedef enum
118 {
        ADC_BITS_8BIT,
119
        ADC_BITS_12BIT,
120
        ADC_BITS_10BIT,
121
        ADC_BITS_16BIT,
122
        ADC_BITS_9BIT_DIFF,
123
124
        ADC_BITS_13BIT_DIFF,
125
        ADC_BITS_11BIT_DIFF,
        ADC_BITS_16BIT_DIFF,
126
127 } adc_bits;
129 // ADC Bits Result Mask Look Up Table (convert mode to a &mask for the result)
130 #define ADC_BITS_RESULT_MASK_LUT {0xFFFFU,0xFFFFU,0xFFFFU,0x80FFU,0x89FFU,0x83FF,0xFFFFU}
131
132 // ADC Bits Base # of Cyc Look Up Table (convert mode to # of cyc)
133 #define ADC_BITS_BASE_CYCLE_LUT {17,20,20,25,27,30,30,34}
134
135 // ADC Mode Mask
136 #define ADC_BITS(convert_mode)
                                       ((convert_mode) & 0x3U)
137
138 // Sample Time Cycle Adder
139 typedef enum
140 {
        ADC_SMP_CYCLE_ADD_0,
141
142
        ADC SMP CYCLE ADD 20 = 0 \times 4U,
        ADC_SMP_CYCLE_ADD_12,
143
144
        ADC SMP CYCLE ADD 6,
145
        ADC_SMP_CYCLE_ADD_2,
146
        ADC_SMP_CYCLE_ADD_HS_2 = 0x8U,
147
        ADC_SMP_CYCLE_ADD_HS_22 = 0xCU,
148
        ADC_SMP_CYCLE_ADD_HS_14,
149
        ADC_SMP_CYCLE_ADD_HS_8,
150
        ADC_SMP_CYCLE_ADD_HS_4
151 } adc_samp_cycle_adder;
152
153 // Sample Time Cycle Adder Look Up Table (convert Cyc add mode to # of cyc)
154 #define ADC_SAMP_CYCLE_ADDER_LUT
                                       {0,0,0,0,20,12,6,2,2,0,0,0,22,14,8,4}
155
156 // Sample Time Cycle Adder Masks
157 #define ADC_SAMP_CYCLE_ADDER_ADLSTS(sample_cycle_add)
                                                              ((sample_cycle_add) & 0x3U)
```

```
158 #define ADC_SAMP_CYCLE_ADDER_ADLSMP(sample_cycle_add)
                                                               (1 && ((sample_cycle_add) & 0x4U))
159 #define ADC_SAMP_CYCLE_ADDER_ADHSC(sample_cycle_add)
                                                              ((sample_cycle_add >> 3))
160
161 // Hardware Sample Averaging
162 typedef enum
163 {
164
        ADC_SAMP_AVG_1,
        ADC_SAMP_AVG_4 = 0 \times 4 \cup
165
166
        ADC_SAMP_AVG_8,
        ADC_SAMP_AVG_16,
167
168
        ADC_SAMP_AVG_32,
169 } adc_samp_average;
170
171 // Hardware Sample Averaging Mask
                                (((((uint32_t)(mode)) << ADC_SC3_AVGS_SHIFT) & (ADC_SC3_AVGS_MASK | ADC_SC3_AVGE_MASK))</pre>
172 #define ADC_SC3_AVG(mode)
173
174 // Hardware Sample Averaging Look Up Table (convert avg mode to # of averages)
175 #define ADC_SAMP_AVERAGE_LUT
                                   {1, 0, 0, 0, 4, 8, 16, 32}
176
177 // ADC Mux Selection
178 typedef enum
179 {
180
        ADC_MUX_A,
181
        ADC_MUX_B
182 } adc_mux_select;
183
184 // ADC Comparison Modes
185 typedef enum
186 {
187
        ADC_COMPARE_DISABLED,
188
        ADC\_COMPARE\_LESS = 0 \times 4 U
189
        ADC_COMPARE_RANGE_EXCLUSIVE_INSIDE,
        ADC COMPARE GREATER,
190
191
        ADC_COMPARE_RANGE_INCLUSIVE_INSIDE,
192
        ADC_COMPARE_RANGE_EXCLUSIVE_OUTSIDE,
193
        ADC_COMPARE_RANGE_INCLUSIVE_OUTSIDE
194 }adc_compare_mode;
195
196 // ADC Comparison Modes Mask
197 #define ADC_SC2_COMP(mode)
                                   ( ( ((uint32_t)(mode)) << ADC_SC2_ACREN_SHIFT) &</pre>
                                 (ADC_SC2_ACREN_MASK | ADC_SC2_ACFGT_MASK | ADC_SC2_ACFE_MASK) )
198
200 // ADC Trigger Modes
201 typedef enum
202 {
203
        ADC_TRIGGER_SOFTWARE,
204
        ADC_TRIGGER_HARDWRE
205 } adc_trigger_mode;
206
207 // ADC DMA Modes
208 typedef enum
209 {
        ADC_DMA_DISABLED,
210
        ADC_DMA_ENABLED
211
212 } adc_dma_mode;
213
214 // ADC Reference Voltages
215 typedef enum
216 {
217
        ADC REFERENCE VOLT DEFAULT,
        ADC_REFERENCE_VOLT_ALT
218
219 } adc_ref_v;
220
221 // ADC Continuous Mode
222 typedef enum
223 {
224
        ADC_CONTINUOUS_ONESHOT,
225
        ADC_CONTINUOUS_CONTINUOUS
226 } adc_convert_mode;
227
228 // Initialization configuration structure
229 typedef struct
230 {
        ADC_Type * adc;
231
232
        adc_int_enable interrupt;
        adc_channel channel;
233
234
        adc_power_mode low_power;
        adc_clock_sel clock;
235
236
        adc_clock_div clock_div;
```

```
237
        adc_samp_cycle_adder sample_cycle_add;
238
        adc_bits bits;
239
        adc_samp_average avg_samps;
240
        adc_mux_select mux;
241
        adc_async_clock_mode async_state;
242
        adc_compare_mode compare_mode;
243
        uint16_t compare_1;
244
        uint16_t compare_2;
245
        adc_trigger_mode trigger;
246
        adc_dma_mode dma_mode;
247
        adc_ref_v ref_volt;
248
        adc_convert_mode continuous;
249
        PORT_Type* port;
250
        uint32_t pin_1;
251
       uint32_t pin_2;
252 } adc_init_config;
254 // Default initialization
255 #define ADC_INIT_CONFIG_DEFAULT
256 {
            .adc = ADC0,
257
258
            .interrupt = ADC_NO_INT,
259
            .channel = ADC_CHAN_DISABLED,
            .low_power = ADC_POWER_NORMAL_MODE,
260
            .clock = ADC_CLOCK_SEL_ADACK,
261
            .clock_div = ADC_CLOCK_DIV_1,
262
263
            .sample_cycle_add = ADC_SMP_CYCLE_ADD_0,
264
            .bits = ADC_BITS_16BIT,
265
            .avg_samps = ADC_SAMP_AVG_1,
266
            .mux = ADC_MUX_A,
267
            .async_state = ADC_ASYNC_CLOCK_ONLY_ADC,
268
            .compare_mode = ADC_COMPARE_DISABLED,
269
            .compare_1 = 0,
270
            .compare_2 = 0,
            .trigger = ADC_TRIGGER_SOFTWARE,
271
272
            .dma_mode = ADC_DMA_DISABLED,
            .ref_volt = ADC_REFERENCE_VOLT_DEFAULT,
273
274
           .continuous = ADC_CONTINUOUS_ONESHOT,
275
            .port = NULL,
276
            .pin_1 = 0,
            .pin_2 = 0
277
278 }
279
280
281 /* FUNCTION DECLARATIONS */
283 // Initialize the ADC with set parameters
284 adc_error adc_init(adc_init_config* config);
286 // Start an ADC Conversion - Only needed in single shot mode, init automatically starts continuous mode
287 void adc_start_conversion(ADC_Type* adc, adc_mux_select mux, adc_channel channel);
289 // Get result blocking
290 uint16_t adc_blocking_result(ADC_Type* adc, adc_mux_select mux, adc_bits bits);
291
292 // Calculate the actual sample rate from given configuration
293 uint32_t adc_sample_rate_calc(adc_init_config* config);
295 #endif /* INCLUDE_ADC_DRIVER_H_ */
```