```
1
      dma_driver.c
 2
 3
 4
       Created on: Dec 11, 2018
 5
           Author: Dominic Doty
 6
 8 /* HEADER */
 9 #include "dma driver.h"
10
11
12 /* STATIC FUNCTION DECLARATIONS */
13 static bool dma_bad_addr(volatile void* addr);
14 static bool dma_null_ptrs(dma_init_config* config);
15 static bool dma_mux_null_ptrs(dma_mux_config* config);
16
17
   /* FUNCTION DEFINITIONS */
18
19
20 // DMA Initialization
21 dma_error dma_init(dma_init_config* config)
22
23
       // Initialize
24
       dma error ret = DMA ERROR SUCCESS;
25
26
       if(dma_null_ptrs(config))
27
28
           ret = DMA ERROR NULL PTR;
29
30
       else if(dma bad addr(config->src addr)
31
               dma_bad_addr(config->dest_addr))
32
           ret = DMA_ERROR_BAD_ADDR;
33
34
35
       else if(config->dma->DMA[config->channel].DSR_BCR & DMA_DSR_BCR_BSY_MASK)
36
37
           ret = DMA_ERROR_BUSY;
38
39
       else if(config->byte_count & ~0xfffff)
40
           ret = DMA_ERROR_BYTE_COUNT;
41
42
43
       else if(config->dma != DMA0)
44
45
           ret = DMA_ERROR_UNKNOWN_DMA;
46
       }
47
       else
48
49
           // Easy Read Address
50
           DMA_Type* dma = config->dma;
51
           // Clock Enable
52
53
           CLOCK_EnableClock(kCLOCK_Dma0);
54
55
           // Source Address
56
           dma->DMA[config->channel].SAR = (uint32_t)config->src_addr;
57
58
           // Destination Address
59
           dma->DMA[config->channel].DAR = (uint32_t)config->dest_addr;
60
61
           // Byte Count Register
           dma->DMA[config->channel].DSR_BCR = DMA_DSR_BCR_BCR(config->byte_count);
62
63
64
           // DMA Control Register
65
           dma->DMA[config->channel].DCR = (DMA_DCR_EINT(config->interrupt))
                                    (DMA_DCR_ERQ(config->peripheral_en))
66
                                    (DMA_DCR_CS(config->steal_cycles))
67
                                    (DMA_DCR_AA(config->auto_align))
68
69
                                    (DMA_DCR_EADREQ(config->async_en))
```

```
70
                                     (DMA DCR SINC(config->src inc))
71
                                     (DMA_DCR_SSIZE(config->src_size))
72
                                     (DMA_DCR_DINC(config->dest_inc))
73
                                     (DMA_DCR_DSIZE(config->dest_size))
74
                                     (DMA_DCR_START(config->start))
75
                                     (DMA_DCR_SMOD(config->src_mod))
76
                                     (DMA DCR DMOD(config->dest mod))
77
                                     (DMA DCR D REQ(config->auto disable req))
78
                                     (DMA DCR LINKCC(config->link mode))
79
                                     (DMA DCR LCH1(config->link chan 1))
80
                                     (DMA DCR LCH2(config->link chan 2))
81
82
            if(config->interrupt)
83
84
                NVIC_EnableIRQ(DMA0_IRQn);
85
86
87
        return ret;
88 }
89
90 // Used to restart a DMA transfer on an already configured DMA Channel (resets peripheral_en)
91 void dma_transfer_restart(DMA_Type* dma, dma_channel channel, volatile void* buffer_ptr, uint32_t byte_count)
92 {
        dma->DMA[channel].DAR = (uint32_t)buffer_ptr;
93
        dma->DMA[channel].DSR_BCR |= DMA_DSR_BCR_BCR(byte_count);
94
        dma->DMA[channel].DCR |= DMA_DCR_ERQ(true);
95
96 }
97
98 dma_error dma_mux_init(dma_mux_config* config)
99
100
        // Initialize
        dma_error ret = DMA_ERROR_SUCCESS;
101
102
103
        if(dma_mux_null_ptrs(config))
104
105
            ret = DMA_ERROR_NULL_PTR;
106
107
        else if(config->dma_mux != DMAMUX0)
108
109
            ret = DMA_ERROR_UNKNOWN_DMA;
110
        }
111
        else
112
            // Enable Clock
113
            CLOCK EnableClock(kCLOCK Dmamux0);
114
115
            // Configure
116
117
            config->dma_mux->CHCFG[config->channel] =
                                                            DMAMUX_CHCFG_ENBL(config->channel_enable)
                                                          DMAMUX_CHCFG_TRIG(config->trigger_mode)
118
119
                                                          DMAMUX_CHCFG_SOURCE(config->slot)
120
121
122
        return ret;
123
124
   // Enable or Disable a Mux Channel
126 void dma_mux_channel_enable(DMAMUX_Type* dma_mux, dma_channel channel, bool enable)
127
128
        if(enable)
129
            dma_mux->CHCFG[channel] |= DMAMUX_CHCFG_ENBL_MASK;
130
131
        }
132
        else
133
            dma_mux->CHCFG[channel] &= DMAMUX_CHCFG_ENBL_MASK;
134
135
136 }
137
    /* STATIC FUNCTION DEFINITIONS */
138
139
```

```
140 // Check for NULL Pointers
141 static bool dma_null_ptrs(dma_init_config* config)
143
        bool ret = false;
144
145
               (config == NULL)
146
            (config->dma == NULL)
147
            (config->src_addr == NULL)
148
            (config->dest_addr == NULL)
149
150
            ret = true;
151
        }
152
153
        return ret;
154 }
155
156 // Determine if a supplied address is legit
157 static bool dma_bad_addr(volatile void* addr)
158 {
        bool ret = false;
159
160
        uint32_t masked_addr = (uint32_t)addr & 0xFFF00000;
161
162
163
        switch(masked_addr)
164
165
        case 0x000000000:
166
        case 0x1FF00000:
167
        case 0x20000000:
168
        case 0x40000000:
169
            break;
170
        default:
171
            ret = true;
172
            break;
173
        }
174
175
        return ret;
176 }
177
178 // Check for NULL Pointers
179 static bool dma_mux_null_ptrs(dma_mux_config* config)
180 {
181
        bool ret = false;
182
183
               (config == NULL)
            (config->dma_mux == NULL)
184
185
        {
186
            ret = true;
187
        }
188
189
        return ret;
190 }
```