Limen Alpha control signals

Arithmetic and logic unit

```
result <=
    op_code
0
   0
       0
           0
                 operand_I or operand_r;
0
   0
       0
           1
                 operand I or not operand r;
                 operand_I and operand_r;
   0
       1
           0
                 operand_I and not operand_r;
0
   0
       1
           1
                 operand_I xor operand_r;
0
   1
       0
           0
0
   1
       0
           1
                 operand_I sll operand_r;
                 operand_I srl operand_r;
0
   1
       1
           0
   1
       1
           1
                 operand_I sra operand_r;
0
   0
       0
           0
                 operand_I < operand_r;
1
   0
       0
                 operand I << operand r;
1
           1
1
   0
       1
           0
                 operand I - operand r;
                 operand_I + operand_r;
1
   0
       1
           1
   1
       0
           0
                 operand_I;
   1
       0
                 operand r;
1
           1
1
   1
       1
           0
                 operand_I[15..8] & operand_r[7..0];
   1
       1
           1
                 operand_r[15..8] & operand_l[7..0];
```

Condition tester

```
cond_type
               jmp_ack <=
                '0';
               '1';
     0
 0
          1
         0
               '1' when test data != 0 else '0';
 0
     1
               '1' when test_data == 0 else '0';
 0
     1
          1
 1
     0
         0
               '1' when test_data << 0 else '0';
               '1' when test_data <<= 0 else '0';
 1
     0
          1
 1
     1
         0
               '1' when test_data >> 0 else '0';
               '1' when test_data >>= 0 else '0';
 1
     1
          1
```

Sign extender

```
inst_form
              data_out <=
0 0 0
              (11..0 => data_in[7]) & data_in[6..3];
   0
        1
              (11..0 => data_in[7]) & data_in[6..3];
0
0 1
       0
              (11..0 => '0') \& data_in[6..3];
              (11..0 => data_in[7]) & data_in[6..3];
   1
        1
              (7..0 => '0') & data_in[9..2] when data_in[0] == '0'
1 0
        0
              else data_in[9..2] & (7..0 => '0');
              (8..0 => data_in[9]) & data_in[9..3];
    0
        1
1
   1
        0
              (5..0 \Rightarrow data_in[9]) \& data_in[9..0];
1 1
              (11..0 => data_in[7]) & data_in[6..3];
```