{"payload":{"header_redesign_enabled":false,"results":[{"id":"299652902","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"dominiksalvet/limen","hl_trunc_description":"16-bit RISC processor with von Neumann architecture","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":299652902,"name":"limen","owner_id":50219597,"owner_login":"dominiksalvet","updated_at":"2023-02-11T01:14:43.576Z","has_issues":true}},"sponsorable":false,"topics":["open-source","design","cpu","fpga","thesis","custom","hardware","processor","architecture","vhdl","czech","rtl","xilinx","isa","ise","alu","risc","high-school","16-bit","microarchitecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adominiksalvet%252Flimen%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/dominiksalvet/limen/star":{"post":"25ZyQ_iPNh6euSdskYxf6zAh5LAJNuV7UF9Kt9_HN8joRmGvEMvi6g9B3jeHEnQkH-S585Nmuowha1ei1TwagQ"},"/dominiksalvet/limen/unstar":{"post":"rCDuYklB9hIw3uz3m-yPpNph55hpLWBSQybq055-Jt5NVbsvYtm6mB6IvOhw8PebEpX7bamnRS6lubfBlRAqvA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"nIPLitnrmbY2TEDoMJw8cKm-OHBCrs1PiEhOZJIzCG8Tlisfs_b7VMdDkIHgE5PgYBGXQygoaqUDAMt0gjYUpw"}}},"title":"Repository search results"}