

# Proofs of a couple of Lemmas:

Lemma 24, p. 49

Lemma 25, 26, 27 p. 50

Lemma 31 p. 51

Lemma 35-38 p. 52

Lemma 39, 41 p. 53

Lemma 42, 44 p. 54

Lemma 58-59 p. 70

Lemma 60-63 p. 71

Lemma 65-67 p. 72

~~And~~ Some lemmas have been checked but nothing has been written.

### Proof of Lemma 24

Induction n:  $n=0$  trivial (no step, won't halt).

Assume  $W \cong W'$

let  $(i, (reg, ms)) \in O(W)^{(2)}$  for  $n < n$  show

$$(i, (reg, ms)) \in O(W')$$

let  $ms_L, mem', is_n'$  be given and

assume

$$(reg, ms \cup ms_L) \rightarrow_i (halted, mem')$$

by (I) get

$$W_1 \cong^{piv} W, ms_r, ms' \text{ s.t.}$$

$$mem' = ms' \cup ms_r \cup ms_L$$

$$ms': n-i W_1$$

by Lemma 73. get  $W_2 \cong W_1$  and  $W_2 \cong^{piv} W'$

As  $is_n$  (took atleast one step to halt), by ~~the~~ lemma and mem-sat DL

$$ms': n-i W_2.$$

Lemma (mem sat n.e.)

$$ms: n W \wedge W \cong W' \Rightarrow ms: n W'$$

### Proof

Follows from interpretation function n.e. and  $E^{-1}$  preserves n.e.

## Proof of lemma 58

From  $ms: \ulcorner W$  get partition  $P$  and let

$$ms' = \bigcup_{r \in L(W)_{\{perm\}}} P(r)$$

$$ms'' = \bigcup_{r \in L(W)_{\{temp\}}} P(r)$$

Use  $P' = P \setminus \text{first}$  for the second part.

As  $rescueTemp(W) \geq^{prior} W$  all the interpretation functions can "handle" this change. i.e. for

$r \in \text{dom}(P')$  show

$$(n, P'(r)) \in P(r). \text{ if } P'(r).s \text{ rescueTemp}(W)$$

$\downarrow$   
 $P(r)$

we know from  $ms: \ulcorner W$  that

$$(n, P(r)) \in P(r). \text{ if } P(r).s \text{ } W$$

$\downarrow$   
 $ms \geq^{prior}$



## Proof of Lemma 59

Goes like the proof of lemma 58.

## Proof of Lemma 60

Follows from lemma 58

## Proof of Lemma 61

Use the combination of the partitions from  $ms:nW$  and  $ms':nW'$

By assumption the two memory segments are disjoint, so o.k. partitioning further

$$W'' \supseteq^{pub} W \quad \text{and} \quad W'' \supseteq^{pub} W'$$

gives us the necessary satisfaction because all interpretation functions are at least mono wrt.  $\supseteq^{pub}$ .

# Reasoning about a Capability Machine with Local Capabilities Provably Safe Stack and Return Pointer Management (without OS Support) Technical Appendix Including Proofs and Details

February 17, 2017

## Contents

<b>1</b>	<b>Capability Machine Definition and Operational Semantics</b>	<b>2</b>
1.1	Domains and Notation . . . . .	2
1.2	Operational Semantics . . . . .	4
<b>2</b>	<b>Malloc specification</b>	<b>8</b>
<b>3</b>	<b>Macros</b>	<b>9</b>
3.1	Linking and ABI . . . . .	9
3.2	Flag table . . . . .	9
3.3	Macro definitions . . . . .	9
3.4	Stack . . . . .	10
3.5	Labels . . . . .	17
<b>4</b>	<b>Examples</b>	<b>17</b>
4.1	Encapsulation of Local State . . . . .	17
4.2	Encapsulation of Local State Using Local Capabilities and <code>scall</code> . . . . .	20
4.3	Well-Bracketedness Using Local Capabilities and <code>scall</code> . . . . .	24
4.4	Inverted Control and Return From Closure . . . . .	30
4.5	Variant of the “awkward” example . . . . .	30
<b>5</b>	<b>Logical Relation</b>	<b>39</b>
5.1	Worlds . . . . .	39
5.2	The logical relation . . . . .	42
5.3	Useful regions . . . . .	45
5.4	Lemmas . . . . .	45
5.4.1	Anti-reduction for the observation relation . . . . .	45
5.4.2	Standard regions . . . . .	46
5.4.3	Observation relation . . . . .	49
5.4.4	Register-file relation . . . . .	50

- $w \in \mathbb{Z}$



Figure 1: Permission hierarchy

Things to note:

- RegisterName contains pc, but is otherwise a sufficiently large finite set.
- Table 1 describes what all the permissions grant access to.
- Figure 2 shows the ordering of the permissions, i.e., the elements of Perm.
- Figure 1 shows the ordering of local and global, i.e., the elements of Global.
- The ordering of  $\text{Perm} \times \text{Global}$  is pointwise.

o	No permissions. Grants no permissions
ro	Read only. Grants read permission
rw	Read-write. Grants read and write permission. Storage of local capabilities prohibited.
rwl	Read-write, permit write local. Grants read and write permission. Storage of local capabilities possible.
rx	Execute permission. Grants execute and read permissions.
e	Enter permission. This permission grants no access, but when jumped to, it will turn into an rx permission.
rxw	Read-write-execute permission. Grants read, write, and execute permissions. Storage of local capabilities prohibited.
rwlx	Read-write-execute, permit write local. Grants read, write, and execute permissions. Storage of local capabilities possible.

Table 1: The permissions in this capability system

Further, assume an inverse function,  $decodePermPair$ , that decodes permissions

$$decodePermPair : \mathbb{Z} \rightarrow (\text{Perm} \times \text{Global})$$

We define the operational semantics as follows:

$$\begin{array}{ll} \Phi \rightarrow \llbracket decode(\Phi.mem(a)) \rrbracket (\Phi) & \begin{array}{l} \text{if } \Phi.reg(pc) = ((perm, g), base, end, a) \\ \text{and } base \leq a \leq end \\ \text{and } perm \in \{rx, rwx, rwx\} \end{array} \\ \Phi \rightarrow failed & \text{otherwise} \end{array}$$

A number of functions and predicates used in the definition of  $\llbracket - \rrbracket$  (defined later). Notice all of them are total.

$$\begin{aligned} readAllowed(perm) &= \begin{cases} true & \text{if } perm \in \{rwx, rwx, rx, rw, rwl, ro\} \\ false & \text{otherwise} \end{cases} \\ writeAllowed(perm) &= \begin{cases} true & \text{if } perm \in \{rwx, rwx, rw, rwl\} \\ false & \text{otherwise} \end{cases} \\ updatePcPerm(w) &= \begin{cases} ((rx, g), base, end, a) & \text{if } w = ((e, g), base, end, a) \\ w & \text{otherwise} \end{cases} \\ nonZero(w) &= \begin{cases} true & \text{if } w \in \text{Cap} \text{ or } w \in \mathbb{Z} \text{ and } w \neq 0 \\ false & \text{otherwise} \end{cases} \\ withinBounds((- , base, end, a)) &= \begin{cases} true & \text{if } base \leq a \leq end \\ false & \text{otherwise} \end{cases} \\ updatePc(\Phi) &= \begin{cases} \Phi[reg.pc \mapsto newPc] & \text{if } \Phi.reg(pc) = ((perm, g), base, end, a) \\ & \text{and } newPc = ((perm, g), base, end, a + 1) \\ failed & \text{otherwise} \end{cases} \end{aligned}$$

$$\begin{aligned}
\llbracket \text{plus } [r_1] \text{ } rv_1 \text{ } rv_2 \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto n_1 + n_2]) & \text{if for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{minus } [r_1] \text{ } rv_1 \text{ } rv_2 \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto n_1 - n_2]) & \text{if for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{subseg } [r] \text{ } rv_1 \text{ } rv_2 \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r \mapsto c]) & \text{if } \Phi.\text{reg}(r) = ((\text{perm}, g), \text{base}, \text{end}, a) \\ & \text{and for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ & \text{and } \text{base} \leq n_1 \text{ and } n_2 \leq \text{end} \\ & \text{and } \text{perm} \neq e \\ & \text{and } c = ((\text{perm}, g), n_1, n_2, a) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{geta } [r_1] \text{ } [r_2] \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto a]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), -, -, a) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{getb } [r_1] \text{ } [r_2] \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{base}]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), \text{base}, -, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{gete } [r_1] \text{ } [r_2] \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{end}]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), -, \text{end}, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{getp } [r_1] \text{ } [r_2] \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{encodePerm}(\text{perm})]) & \text{if } \Phi.\text{reg}(r_2) = ((\text{perm}, -), -, -, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{getl } [r_1] \text{ } [r_2] \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{encodeLoc}(g)]) & \text{if } \Phi.\text{reg}(r_2) = ((-, g), -, -, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{isptr } [r] \text{ } rv \rrbracket &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto 1]) & \text{if } \Phi.\text{reg}(rv) \in \text{Cap} \\ \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto 0]) & \text{otherwise} \end{cases}
\end{aligned}$$

After adding local capabilities, most of the definitions have changed slightly to take into account the new form the capabilities take. The only two instructions that have undergone enough change to deserve to be mentioned are `store` and `restrict`.

`store` has the same conditions as before, but if what we try to write is a local capability, then it needs to be a write access that permits write local.

`restrict` looks like before, but now it uses a “permission pair” which is the access permission and the locality. Whether a `restrict` succeeds depends on the ordering, so the real change lies in the new ordering, which is described further above (it is the point-wise ordering of the pair).

Define the following macros: `restrict`, `subseg`, and `lea` that does not overwrite the source register. A `store` that allows integers to be stored directly. `store` requires a register  $r_i$  for



In the specification above  $\iota'_{\text{malloc}}$  is a future region of the initial region that governs malloc. ■

### 3 Macros

In order to write readable example programs, we provide macros (macro-instructions) that can be implemented in terms of the instruction set given in the formalisation.

#### 3.1 Linking and ABI

In order to make capabilities to trusted code (and possibly untrusted code) available, we assume that some sort of linker has made these available. This is done in the following way: For every function, the first memory cell the capability for that function governs contains a capability for the linking table. Each function name in a program corresponds to an offset in the table, e.g., `malloc` could be at offset 0. When a name is used in a program, it indicates what entry from the linking table to pick. The table should always be accessible by taking a copy of the capability in the pc-register and adjusting it to point to the first cell it governs.

The capability linking table can be shared between multiple functions that are linked to the same capabilities as it is accessed through read-only capabilities.

#### 3.2 Flag table

A function may use flags to signal failure. We use the convention that a flag table is available in the second memory cell of a functions code (so just after the linking table). The flag table is accessed through a read-write capability and initially it contains all zero. Like the linking table, each entry is associated with a name which may appear in the macros.

The flag table should never be shared between distrusting parties.

We will often want to make room in memory for a linking-table capability and a flag-table capability. We therefore define a constant that represents the offset of the actual code of a function caused by these two capabilities:

$$\text{offsetLinkFlag} \triangleq 2$$

#### 3.3 Macro definitions

**fetch**  $r\ f$  load the entry of the linking table corresponding to  $f$  to register  $r$ .

**call**  $r(\bar{r}_{\text{args}}, \bar{r}_{\text{priv}})$

$\bar{r}_{\text{args}}$  and  $\bar{r}_{\text{priv}}$  are lists of registers. An overview of this call:

- Set up activation record
- Create local enter capability for activation (protected return pointer)
- Clear unused registers
- Jump
- Upon return: Run activation code

A more detailed description of each of the above steps:

Even though the memory is infinite, we will only use a finite part for the stack. If we have allocated too little memory for the stack, and we try to push something anyway, then the execution will fail. As we consider failing admissible, we are okay with this.

When not in the middle of a push or a pop, the stack capability points to the top word of the stack. For an empty stack, the stack capability points to the address just below of the range of authority for the stack capability.

The stack grows upwards

**push  $r$**  Pushes the word in register  $r$  to the stack by incrementing the address of the stack capability by one and storing the word through the stack capability.

**pop  $r$**  Pops the top word of the stack by loading it to register  $r$ , and decrementing the address of the stack capability.

**scall  $r(\bar{r}_{args}, \bar{r}_{priv})$**

$\bar{r}_{args}$  and  $\bar{r}_{priv}$  are lists of registers. This call assumes  $r_{stk}$  contains a stack capability. An overview of this call:

- Push “private” registers to the stack.
- Push the restore code to the stack.
- Push return address capability
- Push stack capability
- Create protected return pointer
- Restrict stack capability to unused part
- Clear the part of the stack we release control over
- Clear unused registers
- Jump
- Upon return: Run the on stack restore code
- Return address in caller-code: Restore “private” state

A more detailed description of the above steps:

**Push “private” registers to the stack** Push all the words in the registers in  $\bar{r}_{priv}$  to the stack.

**Push the restore code to the stack** Push the restore code to the stack (described later). This code needs to be on the stack to make sure the stack capability can be restored. We keep the restore code on the stack minimal. The caller code does the rest of the restoration.

**Push return address capability** Push a capability for the return address (in the memory) to the stack.

**Push stack capability** Push the full stack capability to the stack.

**Create protected return pointer** Make a new version of the stack pointer that points to the beginning of the restoration code. Restrict it to a local enter-capability and put it in  $r_0$ .

**Restrict stack capability to unused part** Make the stack capability only govern the unused part.

**Allocate memory for variable environment** Have malloc allocate a piece of memory of size  $n$  (the size of the variable environment).

**Store register contents to environment** Store the contents of each of the registers  $r_1, \dots, r_n$  to the newly allocated memory.

**Allocate memory for record with environment capability, code capability, and activation code** Allocate a new piece of memory with room for a capability for the environment.

**Store capabilities and activation code to record** Store the environment capability and code capability in the record followed by the activation code.

**Restrict the capability for the “closure pair” to an enter capability** Adjust the capability to point to the start of the activation code and restrict it to a global enter-capability.

**Activation code:**

- Load the environment capability to a designated register.
- Load the code capability.
- Jump to the code.

**load  $r\ x$**  Assumes environment capability available in register  $r_{env}$ . Loads the word at the index associated with  $x$  in the environment list. Loads from this capability into  $r$ .

**store  $x\ r$**  Assumes environment capability available in register  $r_{env}$ . Loads the word at the index associated with  $x$  in the environment list. Stores the contents of register  $r$  through this capability.

**reqglob  $r$**  Tests if register  $r$  contains a global capability. If not fail, otherwise continue execution.

**reqperm  $r\ n$**  Tests if register  $r$  contains a capability with permission  $decodePerm(n)$ . If not fail, otherwise continue execution.

**prepstack  $r$**  Tests if register  $r$  contains a capability with permission  $rwlx$ . If not fail, otherwise assume  $r$  points to  $((rwlx, g), base, end, a)$  adjust it to  $((rwlx, g), base, end, base - 1)$ .

**mclear  $r$**  Clears all cells  $r$  has authority over.

**Note:**

- In a real setting due to a limited number of registers, some of the arguments might be spilled to the stack. It would be possible to do something similar here, but to keep matters simple, we opt not to do so.
- **reqperm** can be used to test whether something can pass as a stack.
- **reqglob** can be used to test whether a callback is admissible in the presence of a stack.
- The code of a closure will often be found in conjunction with the code that creates it.
- **prepstack** as “prepare stack”. This ensures that the register contains something that looks like a stack and it is prepared for our stack convention.




Figure 5: Stack and register-file after the  $c'_{stk}$  has been limited to only give authority over the empty part of the stack (the new capability is  $c''_{stk}$ ). The empty part of the stack has been cleared.  $c'_0$  is made from  $c'_{stk}$  by setting it to point to the restore code and restricting it to a local enter-capability. The “private” registers have been cleared.




Figure 6: Stack and register-file upon return from  $f$ . At this point we have no idea what is in the register-file apart from the pc which we know points to the restore code. The contents of the stack we released access to is also unknown. (Notice that we have changed the order of the registers as we are no longer interested in the argument registers. By convention we expect a return value to be in  $r_1$ , which is why we have named that word, but the words in the remaining non-special-purpose registers could also be considered return values.)

### 3.5 Labels

`l`: is a meta level label that can be used to refer to a specific address. When placed on the line of a macro, it refers to the first instruction of this macro.

## 4 Examples

### 4.1 Encapsulation of Local State

Assembly program not using stack. Assume that  $r_1 \notin \{pc, r_0\}$  is a register.

```
f1: malloc r_1 1
    store r_1 1
    fetch r_adv adv
    call r_adv([], [r_1])
    assert r_1 1
1f: halt
```

For `f1` to work, its local state needs to be encapsulated.

**Lemma 2** (Correctness lemma for `f1`).

For all  $n \in \mathbb{N}$  let

$$\begin{aligned} c_{adv} &\stackrel{def}{=} ((e, \text{global}), base_{adv}, end_{adv}, base_{adv} + offsetLinkFlag) \\ c_{f1} &\stackrel{def}{=} ((rw, \text{global}), f1 - offsetLinkFlag, 1f, f1) \\ c_{malloc} &\stackrel{def}{=} ((e, \text{global}), base_{malloc}, end_{malloc}, base_{malloc} + offsetLinkFlag) \\ m &\stackrel{def}{=} ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{frame} \end{aligned}$$

and

- $c_{malloc}$  satisfies the specification for `malloc` and  $\iota_{malloc,0}$  is the region from the specification.

where

$$\begin{aligned} \text{dom}(ms_{f1}) &= [f1 - offsetLinkFlag, 1f] \\ \text{dom}(ms_{flag}) &= [flag, flag] \\ \text{dom}(ms_{link}) &= [link, link + 1] \\ \text{dom}(ms_{adv}) &= [base_{adv}, end_{adv}] \\ ms_{malloc} &:_n [0 \mapsto \iota_{malloc,0}] \end{aligned}$$

and

- $ms_{f1}(f1 - offsetLinkFlag) = ((ro, \text{global}), link, link + 1, link)$ ,  $ms_{f1}(f1 - offsetLinkFlag + 1) = ((rw, \text{global}), flag, flag, flag)$ , the rest of  $ms_{f1}$  contains the code of `f1`.
- $ms_{flag} = [flag \mapsto 0]$
- $ms_{link} = [link \mapsto c_{malloc}, link + 1 \mapsto c_{adv}]$
- $ms_{adv}$  contains a global read-only capability for  $ms_{link}$  on its first address. The remaining cells of the memory segment only contain instructions.

7.  $m'' = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms_{ar} \uplus ms''_{malloc} \uplus ms_{frame}$
8.  $ms''_{malloc} : n-j-j' [0 \mapsto \iota'_{malloc}]$
9.  $\text{dom}(ms_{ar}) = [b, e]$ , and  $e - b = \text{len}_{ar}$
10.  $c_l = ((\text{rwx}, \text{global}), b, e, b)$
11.  $\forall a \in [b, e]. ms_{ar}(a) = 0$

Continue execution until just after the jump to  $adv$ .

$$(reg_0[pc \mapsto c'_{f1}][r_0 \mapsto c''_{f1}][r_1 \mapsto c_{ar}][r_l \mapsto c_l], m^{(3)}) \rightarrow_{k'} (reg_0[pc \mapsto \text{updatePcPerm}(c_{adv})][r_1 \mapsto c_{adv}][r_0 \mapsto c'_{ar}], m^{(3)})$$

for some  $k'$  where

- $m^{(3)} = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms'_{ar} \uplus ms''_{malloc} \uplus ms_{frame}$
- $ms'_{ar}$  contains the activation record, i.e.,  $c_l, c_{f1}^{(3)}$  (the return address in  $f1$ ), and activation code.
- $c'_{ar} = ((e, \text{local})b, e, b + \text{offset})$  where  $b + \text{offset}$  is the first address of the activation code.

Define

$$W = [0 \mapsto \iota'_{malloc}][1 \mapsto \iota_{base_{adv}, end_{adv}}^{nw1, p}][2 \mapsto \iota^{sta}(perm, ms_{f1} \uplus ms_{ar} \uplus ms_l \uplus ms_{flag})][3 \mapsto \iota^{sta, u}(perm, ms_{link})]$$

define

$$1. ms = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms'_{ar} \uplus ms''_{malloc}$$

Use the FTLR on  $\text{updatePcPerm}(c_{adv})$  using world  $W$ , so show

- $(n, (base_{adv}, end_{adv})) \in \text{readCondition}(\text{global})(W)$
- Show:  $\iota_{base_{adv}, end_{adv}}^{nw1, p} \lesssim^n \iota_{base_{adv}, end_{adv}}^{pwl}$ : Follows from Lemma 21.

Have

$$2. (n, \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W)$$

Let  $n' = n - j - j' - k - k'$  and show

$$1. ms :_{n'} W$$

1.1. Split the memory into the disjoint unions of 1 and show:

$$1.1.1. \text{ case: } (n', ms_{malloc}) \in \iota'_{malloc}.H(\iota'_{malloc}.s)(W)$$

1.1.1.1. Use  $ms_{malloc} :_{n'} [0 \mapsto \iota'_{malloc}]$  with malloc specification context independence property.

$$1.1.2. \text{ case: } (n', ms_{adv}) \in H_{base_{adv}, end_{adv}}^{nw1} 1W'$$

1.1.2.1. Show  $\forall a \in [base_{adv}, end_{adv}]. ((n' - 1, ms(a)) \in \mathcal{V}(W) \wedge ms(a) \text{ is non-local})$

1.1.2.1.1.  $a \neq base_{adv}$ : trivial, contains instruction only and they are non-local.

1.1.2.2.  $a = base_{adv}$ : show  $((ro, \text{global}), link, link + 1, link) \in \mathcal{V}(W)$   
global capabilities are non-local.

$$\text{SFTS } \iota^{sta, u}(perm, ms_{link}) \lesssim^{n'} \iota_{link, link+1}^{nw1} \text{ which follows from Lemma 22.}$$

**Lemma 3** (Correctness lemma for  $f2$ ). *let*

$$\begin{aligned}
c_{adv} &\stackrel{def}{=} ((e, \text{global}), base_{adv}, end_{adv}, base_{adv} + offsetLinkFlag) \\
c_{f2} &\stackrel{def}{=} ((\text{rwx}, \text{global}), f2 - offsetLinkFlag, 2f, f2) \\
c_{malloc} &\stackrel{def}{=} ((e, \text{global}), base_{malloc}, end_{malloc}, base_{malloc} + offsetLinkFlag) \\
c_{stk} &\stackrel{def}{=} ((\text{rwx}, \text{local}), base_{stk}, end_{stk}, base_{stk} - 1) \\
c_{link} &\stackrel{def}{=} ((\text{ro}, \text{global}), link, link + 1, link) \\
reg &\in \text{Reg} \\
m &\stackrel{def}{=} ms_{f2} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{stk} \uplus ms_{frame}
\end{aligned}$$

and

- $c_{malloc}$  satisfies the specification for malloc and  $\iota_{malloc,0}$  is the region from the specification.

where

$$\begin{aligned}
\text{dom}(ms_{f2}) &= [f2 - offsetLinkFlag, 2f] \\
\text{dom}(ms_{flag}) &= [flag, flag] \\
\text{dom}(ms_{link}) &= [link, link + 1] \\
\text{dom}(ms_{stk}) &= [base_{stk}, end_{stk}] \\
\text{dom}(ms_{adv}) &= [base_{adv}, end_{adv}] \\
ms_{malloc} : n &[0 \mapsto \iota_{malloc,0}] \quad \text{for all } n \in \mathbb{N}
\end{aligned}$$

and

- $ms_{f2}(f2 - offsetLinkFlag) = ((\text{ro}, \text{global}), link, link + 1, link)$ ,  $ms_{f2}(f2 - offsetLinkFlag + 1) = ((\text{rw}, \text{global}), flag, flag, flag)$ , the rest of  $ms_{f2}$  contains the code of  $f2$ .
- $ms_{flag} = [flag \mapsto 0]$
- $ms_{link} = [link \mapsto c_{malloc}, link + 1 \mapsto c_{adv}]$
- $ms_{adv}(base_{adv}) = c_{link}$  and  $\forall a \in [base_{adv} + 1, end]$ .  $ms_{adv}(a) \in \mathbb{Z}$

if

$$(reg[pc \mapsto c_{f2}][r_{stk} \mapsto c_{stk}], m) \rightarrow_n (\text{halted}, m'),$$

then

$$m'(flag) = 0$$

■

*Proof of Lemma 3 (using scall lemma).* Let  $n$  be given and make the assumptions of the lemma. If we can show

$$(n, (reg[pc \mapsto c_{f2}][r_{stk} \mapsto c_{stk}], ms \uplus ms_{stk})) \in \mathcal{O}(W) \quad (1)$$

for

$$ms = ms_{f2} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc}$$

and

$$W = \{0 \mapsto \iota_{malloc,0}\}[1 \mapsto \iota^{sta}(\text{perm}, ms_{f2} \uplus ms_{flag})][2 \mapsto \iota^{sta,u}(\text{perm}, ms_{link})][3 \mapsto \iota_{base_{adv}, end_{adv}}^{nw^{l,p}}]$$

- $W' = \text{revokeTemp}(W)[\iota^{\text{stk}}(\text{temp}, ms_{\text{stk}} \uplus ms_{\text{act}}), \iota^{\text{wbl}}(\text{dom}(ms'_{\text{unused}}))]$ ,
- $ms'' :_{n-k-1} W'$
- $reg'$  points to stack with  $\emptyset$  used and  $ms'_{\text{unused}}$  unused
- $reg' = reg_0[pc \mapsto \text{updatePcPerm}(c_{adv}), r_0 \mapsto c_{\text{ret}}, r_{\text{stk}} \mapsto c_{\text{stk}}, r_{adv} \mapsto c_{adv}]$
- $(n-k-1, c_{\text{ret}}) \in \mathcal{V}(W')$
- $(n-k-1, c'_{\text{stk}}) \in \mathcal{V}(W')$

Show

$$(n-k-1, (reg', ms'')) \in \mathcal{O}(W')$$

By Theorem 2 we get

$$(n-k-1, \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W')$$

getting the desired result amounts to<sup>2</sup>

$$2.1. (n-k-1, c_{adv}) \in \mathcal{V}W$$

To this end let  $n' < n-k-1$  and  $W'' \sqsupseteq^{\text{priv}} W'$  be given and show

$$(n', \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W'')$$

Follows from Theorem 2 and Lemma 21.

### 3. Hyp-Cont

Assume

- $n' \leq n-2$
- $W'' \sqsupseteq^{\text{pub}} \text{revokeTemp}(W)$
- $ms'' :_{n'} \text{revokeTemp}(W'')$
- $reg''(pc) = c_{\text{next}}$
- $reg''$  points to stack with  $ms_{\text{stk}}$  used and  $ms''_{\text{unused}}$  unused for some  $ms''_{\text{unused}}$

and show

$$(n', (reg'', ms'' \uplus [base_{\text{stk}} \mapsto 1] \uplus ms''_{\text{unused}})) \in \mathcal{O}(W'')$$

From  $ms'' :_{n'} \text{revokeTemp}(W'')$ , we get that  $ms_{f2}$  is unchanged. Given a frame  $ms'_f$  and assuming  $n'$  is sufficiently large, the execution continues as follows:

$$(reg'', ms'' \uplus [base_{\text{stk}} \mapsto 1] \uplus ms''_{\text{unused}} \uplus ms_f) \rightarrow_k (\text{halted}, ms'' \uplus [base_{\text{stk}} \mapsto 1] \uplus ms''_{\text{unused}} \uplus ms_f)$$

because 1 is popped of the stack to a register, then it is compared with 1 in the assertion, so the assertion succeeds and halts immediately after.

By assumption we had  $ms'' :_{n'} \text{revokeTemp}(W'')$  which gives us exactly the memory satisfaction required by  $\mathcal{O}(W'')$ .

□

ML-like program:

<sup>2</sup>We have memory satisfaction by assumption and the above entails the register-file is in the register-file relation.



where

$$\begin{aligned}
\text{dom}(ms_{f3}) &= [f3 - \text{offsetLinkFlag}, 3f] \\
\text{dom}(ms_{flag}) &= [flag, flag] \\
\text{dom}(ms_{link}) &= [link, link + 1] \\
\text{dom}(ms_{stk}) &= [base_{stk}, end_{stk}] \\
\text{dom}(ms_{adv}) &= [base_{adv}, end_{adv}] \\
ms_{malloc} &: n \ [0 \mapsto l_{malloc}, 0]
\end{aligned}$$

and

- $ms_{f3}(f3 - \text{offsetLinkFlag}) = ((ro, \text{global}), link, link + 1, link)$ ,  $ms_{f3}(f3 - \text{offsetLinkFlag} + 1) = ((rw, \text{global}), flag, flag, flag)$ , the rest of  $ms_{f3}$  contains the code of  $f3$ .
- $ms_{flag} = [flag \mapsto 0]$
- $ms_{link} = [link \mapsto c_{malloc}, link + 1 \mapsto c_{adv}]$
- $ms_{adv}(base_{adv}) = c_{link}$  and all other addresses of  $ms_{adv}$  contain instructions.

if

$$(\text{reg}[pc \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], m) \rightarrow_n (\text{halted}, m'),$$

then

$$m'(flag) = 0$$

■

In an attempt to aid the reader, we first provide to high-level descriptions of possible proof of Lemma 4 followed by a more detailed proof.

*Proof of Lemma 4 (high-level description).* Executing  $f2$  until just after the jump in the first scall brings us to a configuration where the stack contains 1 followed by some activation code followed by all zeros. The pc-register contains an executable adversary capability, register  $r_0$  contains a protected return pointer - that is a local enter capability for the execution code, and the  $r_{stk}$  contains a capability for the cleared part of the stack.

At this point we can define a world with permanent regions

- fixing the assertion flag, the code of  $f2$ , and the linking table.
- the initial malloc region
- a  $\iota^{nw1,p}$  region

and temporary regions

- a region fixing the private part of the stack
- a  $\iota^{pwl}$  region for the rest of the stack

From the FTLR, we get that in any future world of  $W$ , the adversary capability and its executable counter part is in the expression relation and thus safe to execute in suitable configurations. If the configuration we consider right now is suitable, then the execution produces a memory where the permanent invariants of  $W$  are kept which means that the flag is 0.

If we can show

$$(n + 1, (\text{reg}[\text{pc} \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], ms_{malloc} \uplus ms' \uplus ms_{adv} \uplus ms_{stk})) \in \mathcal{O}(W), \quad (3)$$

then using  $ms_{frame}$  as the frame and  $m'$  as the resulting memory, we get that  $m' = ms'' \uplus ms_r \uplus ms_{frame}$  for some  $ms'$  and  $ms_r$  s.t.  $ms'' :_1 W$ . Region 1 guarantees that the assertion flag is unchanged, so we have

$$m'(flag) = 0$$

So SF'IS 3. To do so, we use Lemma 8. Let  $ms_f$  be given. The execution proceeds as follows:

$$(\text{reg}[\text{pc} \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], ms' \uplus ms_{stk} \uplus ms_f) \rightarrow_i (\text{reg}', ms' \uplus [base_{stk} \mapsto 1] \uplus ms_{stk}|_{base_{stk}+1, end_{stk}} \uplus ms_f),$$

where

$$(\text{reg}', ms') \text{ is looking at } \text{scall } r([], []) \text{ followed by } c_{next}$$

where  $c_{next}$  is  $c_{f3}$  adjusted to point to the next instruction, namely `pop r1`. Further we have

- $\text{reg}'$  points to stack with  $[base_{stk} \mapsto 1]$  used and  $ms_{stk}|_{base_{stk}+1, end_{stk}}$  unused

and  $i$  is a suitable number of steps.

To show

$$(n - i, (\text{reg}', ms' \uplus [base_{stk} \mapsto 1] \uplus ms_{stk}|_{base_{stk}+1, end_{stk}})) \in \mathcal{O}(W)$$

We use Lemma 55 (we do not use the local frame in the lemma) which requires us to show

1.  $ms' :_{n-i} W$

Partition  $ms'$  as follows:

- 1.1.  $ms_{malloc}$ : governed by  $\iota_{malloc,0}$ , use malloc specification.
- 1.2.  $ms_{flag} \uplus ms_{f2}$ : governed by region 1, only this memory segment is accepted.
- 1.3.  $ms_{link}$ : governed by region 2, only this memory segment is accepted. We also need to show that the contents is safe, i.e. shoe
  - 1.3.1.  $(n - i, c_{malloc}) \in \mathcal{V}(W)$ : Follows from Lemma 47.
  - 1.3.2.  $(n - i, c_{adv}) \in \mathcal{V}(W)$ : Follows from Theorem 2 and Lemma 21.
- 1.4.  $ms_{adv}$ : Follows from Lemma 22.

2. Hyp-Callee

Assume

- $\text{dom}(ms_{stk}|_{base_{stk}+1, end_{stk}}) = \text{dom}(ms_{act} \uplus ms'_{unused})$
- $W' = \text{revokeTemp}(W)[\iota^{sta}(\text{temp}, [base_{stk} \mapsto 1] \uplus ms_{act}), \iota^{pwl}(\text{dom}(ms'_{unused}))]$
- $ms'' :_{n-i-1} W'$
- $\text{reg}''$  points to stack with  $\emptyset$  used and  $ms'_{unused}$  unused
- $\text{reg}'' = \text{reg}_0[\text{pc} \mapsto \text{updatePcPerm}(\text{reg}'(r)), r_0 \mapsto c_{ret}, r_{stk} \mapsto c'_{stk}, r \mapsto \text{reg}'(r)]$
- $(n - i - 1, c_{ret}) \in \mathcal{V}(W')$
- $(n - i - 1, c'_{stk}) \in \mathcal{V}(W')$

for some  $ms_{act}$ ,  $ms_{unused}$ ,  $ms''$ ,  $\text{reg}''$ ,  $c_{ret}$ .

Using the FTLR, we get  $(n - i - 1, \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W')$ , from

- $reg^{(4)}$  points to stack with  $\emptyset$  used and  $ms_{unused}^{(3)}$  unused
- $reg^{(4)} = reg_0[pc \mapsto updatePcPerm(c_{adv}), r_0 \mapsto c'_{ret}, r_{stk} \mapsto c''_{stk}, r \mapsto c_{adv}]$
- $(n' - k - 1, c'_{ret}) \in \mathcal{V}(W^{(3)})$
- $(n' - k - 1, c''_{stk}) \in \mathcal{V}(W^{(3)})$

This argument is almost identical to the one we just did for the first call:  
Using the FTLR, we get  $(n - i - 1, updatePcPerm(c_{adv})) \in \mathcal{E}(W^{(3)})$ . Which we use with

3.1.1.2.1.  $ms^{(3)} :_{n'-k-1} W^{(3)}$ : By assumption.

3.1.1.2.2.  $(n' - k - 1, reg^{(4)}) \in \mathcal{R}(W^{(3)})$ : Show:

3.1.1.2.2.1.  $(n' - k - 1, c_{adv}) \in \mathcal{V}(W^{(3)})$  by Assumption ??.

3.1.1.2.2.2.  $(n' - k - 1, c'_{ret})$  by assumption.

3.1.1.2.2.3.  $(n' - k - 1, c''_{stk})$  by assumption

to get

$$(n' - k - 1, (reg^{(4)}, ms^{(3)})) \in \mathcal{O}(W^{(3)})$$

3.1.1.3. Hyp-Cont

Assume

- $n'' \leq n' - k - 2$
- $W^{(3)} \sqsupseteq^{pub} revokeTemp(W'')[\iota^{sta}(temp, ms_{stk})][\iota^{sta}(temp, ms_{unused}^{(3)})]$
- $ms^{(3)} :_{n''} revokeTemp(W^{(3)})$
- for all  $r$ , we have that:

$$reg^{(4)}(r) \begin{cases} = c'_{next} & \text{if } r = pc \\ \in \mathcal{V}(W'') & \text{if } reg^{(4)}(r) \text{ is a global capability and } r \notin \{pc, r_{stk}\} \end{cases}$$

- $reg'$  points to stack with  $[base_{stk} \mapsto 2]$  used and  $ms_{unused}^{(3)}$  unused for some  $ms_{unused}^{(3)}$  and show

$$(n'', (reg^{(3)}, ms^{(3)} \uplus [base_{stk} \mapsto 2] \uplus ms_{unused}^{(3)})) \in \mathcal{O}(revokeTemp(W^{(3)}))$$

To this end let  $ms_f''$ ,  $m''$ , and  $j \leq n''$  be given and assume

$$(reg^{(3)}, ms^{(3)} \uplus [base_{stk} \mapsto 2] \uplus ms_{unused}^{(3)} \uplus ms_f'') \rightarrow_j (halted, m'')$$

As the execution halts immediately,

$$m'' = ms^{(3)} \uplus [base_{stk} \mapsto 2] \uplus ms_{unused}^{(3)} \uplus ms_f''$$

By assumption we had  $ms^{(3)} :_{n''} revokeTemp(W^{(3)})$  and the frame is unchanged, so we can split the memory as needed.

□

**Lemma 5** (Correctness of  $g1$ ). *For all  $n \in \mathbb{N}$  let*

$$\begin{aligned}
c_{adv} &\stackrel{\text{def}}{=} ((\text{rwx}, \text{global}), \text{base}_{adv}, \text{end}_{adv}, \text{base}_{adv} + \text{offsetLinkFlag}) \\
c_{g1} &\stackrel{\text{def}}{=} ((\text{e}, \text{global}), \text{g1} - \text{offsetLinkFlag}, 4\text{f}, \text{g1}) \\
c_{stk} &\stackrel{\text{def}}{=} ((\text{rlx}, \text{local}), \text{base}_{stk}, \text{end}_{stk}, \text{base}_{stk} - 1) \\
c_{malloc} &\stackrel{\text{def}}{=} ((\text{e}, \text{global}), \text{base}_{malloc}, \text{end}_{malloc}, \text{base}_{malloc} + \text{offsetLinkFlag}) \\
c_{link} &\stackrel{\text{def}}{=} ((\text{ro}, \text{global}), \text{link}, \text{link}, \text{link}) \\
m &\stackrel{\text{def}}{=} ms_{g1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{stk} \uplus ms_{frame}
\end{aligned}$$

where

- $c_{malloc}$  satisfies the specification for `malloc`

$$\begin{aligned}
\text{dom}(ms_{g1}) &= [\text{g1} - \text{offsetLinkFlag}, 4\text{f}] \\
\text{dom}(ms_{flag}) &= [\text{flag}, \text{flag}] \\
\text{dom}(ms_{link}) &= [\text{link}, \text{link}] \\
\text{dom}(ms_{stk}) &= [\text{base}_{stk}, \text{end}_{stk}] \\
\text{dom}(ms_{adv}) &= [\text{base}_{adv}, \text{end}_{adv}] \\
ms_{malloc} : n &[0 \mapsto t_{malloc}, 0]
\end{aligned}$$

and

- $ms_{g1}(\text{g1} - \text{offsetLinkFlag}) = ((\text{ro}, \text{global}), \text{link}, \text{link}, \text{link})$ ,  $ms_{g1}(\text{g1} - \text{offsetLinkFlag} + 1) = ((\text{rw}, \text{global}), \text{flag}, \text{flag}, \text{flag})$ , the rest of  $ms_{g1}$  contains the code of  $g1$  immediately followed by the code of  $f4$ .
- $ms_{flag} = [\text{flag} \mapsto 0]$
- $ms_{link} = [\text{link} \mapsto c_{malloc}]$
- $ms_{adv}(\text{base}_{adv}) = c_{link}$  and all other addresses of  $ms_{adv}$  contain instructions.
- $\forall a \in \text{dom}(ms_{stk}). ms_{stk}(a) = 0$

if

$$(\text{reg}_0[\text{pc} \mapsto c_{adv}][r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}], m) \rightarrow_n (\text{halted}, m'),$$

then

$$m'(\text{flag}) = 0$$

In the proof of Lemma 5, we will use the following region

**Definition 2.**

$$\begin{aligned}
\iota_x &= (\text{perm}, 0, \phi_{pub}, \phi, H_x) \\
\phi_{pub} &= \{(0, 1)\}^* \\
\phi &= (1, 0) \cup \phi_{pub} \\
H_x \text{ s } \dot{W} &= \{(n, ms) \mid ms(x) = s \wedge n > 0\} \cup \{(0, ms)\}
\end{aligned}$$

3.3.  $ms_{malloc} \uplus ms_{link} \uplus ms_{adv} :_n [0 \mapsto \iota_{malloc,0}][1 \mapsto \iota^{sta,u}(\text{perm}, ms_{link})][3 \mapsto \iota_{base_{adv},end_{adv}}^{nw,p}]$

For convenience define

$$W_{mini} = [0 \mapsto \iota_{malloc,0}][1 \mapsto \iota^{sta,u}(\text{perm}, ms_{link})][3 \mapsto \iota_{base_{adv},end_{adv}}^{nw,p}]$$

Partitioning the memory segment in the components of the disjoint union, the *malloc* part follows from assumption  $ms_{malloc} :_n [0 \mapsto \iota_{malloc,0}]$  and the *malloc* specification. The linking table part of memory amounts to showing:

$$(n, ms_{link}) \in H^{sta,u}(ms_{link})(1)(\xi^{-1}(W_{mini}))$$

which in turn amounts to showing

$$(n-1, c_{malloc}) \in \mathcal{V}(W_{mini})$$

which follows from Lemma 47.

Showing

$$(n, ms_{adv}) \in H^{sta,u}_{base_{adv},end_{adv}}(1)(\xi^{-1}(W_{mini}))$$

is a bit more involved. It amounts to

$$\forall a \in \text{dom}(ms_{adv}). (n-1, ms_{adv}(a)) \in \mathcal{V}(W_{mini})$$

which in turn is trivial for everything but

$$(n-1, c_{link}) \in \mathcal{V}(W_{mini})$$

This amounts to showing

$$(n-1, (link, link)) \in \text{readCondition}(\text{global})(W_{mini})$$

which amounts to

$$\iota^{sta,u}(\text{perm}, ms_{link}) \stackrel{n-1}{\preceq} \iota_{link,link}^{nw}$$

which follows from Lemma 22.

Using Lemma 61 repeatedly with 3.1., 3.2., and 3.3. gives the desired memory satisfaction.

4.  $(n, reg_0[r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}]) \in \mathcal{R}(W)$

This amounts to showing

4.1.  $(n, reg_0[r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}](c_{stk})) \in \mathcal{V}(W)$

The assumptions on  $c_{stk}$  and  $ms_{stk}$  in the lemma entail

- $reg_0[r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}]$  points to stack with  $\emptyset$  used and  $ms_{stk}$  unused and further there is a  $\iota^{nw}$  region for  $ms_{stk}$  in  $W$ , so the result follows from Lemma 57.

4.2.  $(n, c_{g1}) \in \mathcal{V}(W)$

Let  $n_1 < n$  and  $W_1 \sqsubseteq^{priv} W$  and show

$$(n_1, \text{updatePcPerm}(c_{g1})) \in \mathcal{E}(W_1)$$

To this end assume  $n_2 \leq n_1$ ,  $ms_1 :_{n_2} W_1$ , and  $(n_2, reg_1) \in \mathcal{R}(W_1)$  and show

$$(n_2, (reg_1[pc \mapsto \text{updatePcPerm}(c_{g1})], ms_1)) \in \mathcal{O}(W_1)$$

Use Lemma 8, so let  $ms'_f$  be given, then

$$(reg_1[pc \mapsto \text{updatePcPerm}(c_{g1})], ms_1 \uplus ms'_f) \rightarrow_i (reg_2, ms_2 \uplus ms'_{malloc} \uplus ms_{env} \uplus ms_x \uplus ms_{cls} \uplus ms'_f)$$

for some  $i$ . Where

Use Lemma 8, let  $ms_f''$  be given and take  $ms_r$  to be the part of  $ms_3^t$  that  $reg_3(r_{stk})$  does not govern. By the operational semantics, we know<sup>3</sup>

$$(reg_3[pc \mapsto updatePcPerm(c_{cls})], ms_3^p \uplus ms_3^t \uplus ms_f'') \rightarrow_j (reg_4, ms_4 \uplus ms_3^t \uplus ms_f'')$$

where

- $(reg_4, ms_4)$  is looking at `scall`  $r_1([], [r_0, r_1, r_{env}])$  followed by  $c_{next}$ 
  - $c_{next}$  is the capability pointing to the next instruction.
- $reg_4$  points to stack with  $\emptyset$  used and  $ms_{unused}$  unused
  - `prestack` did not fail, so the capability must be `rwlx` and follow the stack convention.
- $reg_3(r_1)$  is a global capability.
  - `reqglob` did not fail
- $ms_4(x) = 0$
- $reg_3(r_{env}) = c_{env}$

region  $i_2$  (the  $i_x$  region) can be in either state 0 or 1, so to make sure it is in state 0, we use a private transition. So let  $W_4$  be  $revokeTemp(W_3)$  with region  $i_2$  in state 0. We then have

$$ms_4 :_{n_4-j} W_4$$

Now we can use Lemma 55 to show:

$$(n_4 - j, (reg_4, ms_4 \uplus ms_r \uplus \emptyset \uplus ms_{unused})) \in \mathcal{O}(W_4)$$

where  $ms_r$  is the local frame of the `scall` lemma.

4.2.2.2.1.  $ms_4 :_{n_4-j} revokeTemp(W_4)$ : follows from  $W_4 = revokeTemp(W_3)$

4.2.2.2.2. Hyp-Callee

We know  $(n_4, reg_3(r_1)) \in \mathcal{V}(W_3)$ . If this is not a capability that becomes executable when jumped to, then the execution fails, so the register memory segment pair is trivially in the observation relation. If it is executable, then either the `executeCondition` or the `enterCondition` holds for appropriate values. We also know that it is a global capability, so we can use it with private future worlds. We have  $W_5 = revokeTemp(W_4)[\iota^{sta}(\text{temp}, \emptyset \uplus ms_{act}), \iota^{pwt}(\text{dom}(ms'_{unused}))], \iota^{sta}(\text{temp}, ms_f)] \sqsupseteq^{priv} W_3$ , for some  $ms_{act}$  and  $ms'_{unused}$ . By the execute/enter condition, we have

$$(n_4 - j, updatePcPerm(reg_3(r_1))) \in \mathcal{E}(W_5)$$

Now it suffices to show

4.2.2.2.2.1.  $ms_5 :_{n_4-j-1} W_5$  for some  $ms_5$  which is one of the assumptions of Hyp-Callee.

4.2.2.2.2.2.  $(n_4 - j - 1, reg_5) \in \mathcal{R}(W_5)$  where  $reg_5$  is as described in the `scall` lemma Hyp-callee premise.

Amounts to showing:

- 1)  $(n_4 - j - 1, reg_3(r_1)) \in \mathcal{V}(W_5)$ , use Lemma 74 with  $(n_4 - j - 1, reg_3(r_1)) \in \mathcal{V}(W_3)$ , the capability is global, and  $W_5 \sqsupseteq^{priv} W_3$ .
- 2) The protected return pointer and the stack capability are in the value relation by Hyp-callee assumptions.

<sup>3</sup>the execution may fail, but then the configuration is trivially in the observation relation.

Show:

$$(n_6, (reg_8, ms_7 \uplus ms_r \uplus \emptyset \uplus ms_{unused}^{(5)})) \in \mathcal{O}(W_8)$$

Use Lemma 8. Let  $ms_f^{(4)}$  be given, then

$$(reg_8, ms_7 \uplus ms_r \uplus \emptyset \uplus ms_{unused}^{(5)} \uplus ms_f^{(4)}) \rightarrow_l (reg_9, ms_7 \uplus ms_r \uplus \emptyset \uplus ms_0 \uplus ms_f^{(4)})$$

where

- $reg_9(pc) = \text{updatePcPerm}(reg_3(r_0))$  (note  $reg_8(r_0) = reg_3(r_0)$ )
- $reg_9(r_0) = reg_3(r_0)$
- For all  $r \notin \{pc, r_0\}$ ,  $reg_9(r) = 0$ .
- $\text{dom}(ms_0) = \text{dom}(ms_{unused}^{(5)})$  and  $\forall a \in \text{dom}(ms_0). ms_0(a) = 0$

The execution proceeds as above because  $\iota_x$  in  $W_8$  is in state 1, so  $ms_7(x) = 1$  which causes the assertion to succeed. Subsequently the stack and most of the registers are cleared.

Now take  $W_{10}$  to be  $W_9$  with all the regions in  $\text{dom}([W_3]_{\text{temp}})$  reinstated. Now we show the following:

5.3.1.  $W_{10} \supseteq^{pub} W_3$

We have

$$\forall r \in \text{dom}(W_3). W_3 = W_{10}$$

if the region was permanent in  $W_3$ , then it is there because  $W_{10} \supseteq^{priv} W_3$ . If it was temporary, then it is there because it was just reinstated. If it was revoked in  $W_3$ , then it is still there because the only reinstated region were the temporary ones in  $W_3$ .

All the future worlds we have been given have been public, so the regions can only have made public transitions. In  $W_3$  region  $\iota_x$  is in state 0 or 1. In  $W_{10}$  region  $\iota_x$  is in state 1. State 1 can be reached from 0 and 1 using a public transition, so the  $\iota_x$  in  $W_{10}$  is a public future region of the  $\iota_x$  in  $W_3$ .

In other words, all the regions in  $W_3$  have only taken public transitions compared to the corresponding regions in  $W_{10}$ .

5.3.2.  $ms_7 \uplus ms_r \uplus \emptyset \uplus ms_0 :_{n_6-l} W_{10}$

First notice that from

- $(n_4, reg_3) \in \mathcal{R}(W_3)$
- $ms_3 :_{n_4} W_3$
- $reg(r_{stk}).perm = \text{rwlx}$

we get that there exists a region,  $r_{advstk}$  in  $W_3$  such that

$$W_3(r_{advstk}) = \iota_{stk_a, stk_b}^{pub}$$

and  $\text{dom}(ms_{unused}) \subseteq [stk_a, stk_b]$ . Now take  $ms_{advstk} = ms_r|_{[stk_a, stk_b]}$  (notice this not all of  $[stk_a, stk_b]$  is in the domain of  $ms_r$ ). We know

$$ms_7 :_{n_6} \text{revokeTemp}(W_8) \tag{7}$$

and

$$ms_3 :_{n_4} W_3 \tag{8}$$

hold for appropriate values. Now use that  $n_6 - l < n_4$  and  $W_{10} \sqsubseteq^{pub} W_3$  (5.3.1.)<sup>4</sup> to get

$$(n_6 - l, \text{updatePcPerm}(\text{reg}_0(r_0))) \in \mathcal{E}(W_{10})$$

now using 5.3.2. and 5.3.3., we get the desired result.  $\square$

## 5 Logical Relation

### 5.1 Worlds

Assume a sufficiently large set of states  $\text{State}$  that at least contains the states used in this document.

**Definition 3.**

$$\text{Rels} = \{ \phi_{pub} \times \phi \in \mathcal{P}(\text{State}^2) \times \mathcal{P}(\text{State}^2) \mid \phi_{pub}, \phi \text{ is reflexive and transitive and } \phi_{pub} \subseteq \phi \}$$

**Theorem 1.** *There exists a c.o.f.e.  $\text{Wor}$  and preorders  $\sqsubseteq^{priv}$  and  $\sqsubseteq^{pub}$  such that  $(\text{Wor}, \sqsubseteq^{priv})$  and  $(\text{Wor}, \sqsubseteq^{pub})$  are preordered c.o.f.e.'s and there exists an isomorphism  $\xi$  such that*

$$\begin{aligned} \xi : \text{Wor} \cong \mathbb{N} \xrightarrow{\text{fin}} (\{ \text{revoked} \} + \\ \{ \text{temp} \} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{pub}]{\text{mon, ne}} \text{UPred}(\text{MemSegment})))) + \\ \{ \text{perm} \} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{priv}]{\text{mon, ne}} \text{UPred}(\text{MemSegment})))) \end{aligned}$$

and for  $W, W' \in \text{Wor}$

$$W' \sqsubseteq^{priv} W \Leftrightarrow \xi(W') \sqsubseteq^{priv} \xi(W)$$

and

$$W' \sqsubseteq^{pub} W \Leftrightarrow \xi(W') \sqsubseteq^{pub} \xi(W)$$

We now define the regions to be

$$\begin{aligned} \text{Region} = \{ \text{revoked} \} \uplus \\ \{ \text{temp} \} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{pub}]{\text{mon, ne}} \text{UPred}(\text{MemSegment})))) \uplus \\ \{ \text{perm} \} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{priv}]{\text{mon, ne}} \text{UPred}(\text{MemSegment})))) \end{aligned}$$

Let  $\iota.v$  be the projection of the view of a region.

And the worlds are

$$\text{World} = \text{RegionName} \xrightarrow{\text{fin}} \text{Region}$$

where  $\text{RegionName} = \mathbb{N}$ .

<sup>4</sup>We don't know whether the capability is local or global, but it does not matter as we have a public future world relation between the two worlds.



Erase all but a set of views:

$$\llbracket W \rrbracket_S \stackrel{\text{def}}{=} \lambda r. \begin{cases} W(r) & W(r).v \in S \\ \perp & \text{otherwise} \end{cases}$$

Define the function  $active(\cdot)$  as follows

$$\begin{aligned} active &: \text{World} \rightarrow 2^{\text{RegionName}} \\ active(W) &\stackrel{\text{def}}{=} \text{dom}(\llbracket W \rrbracket_{\{\text{perm}, \text{temp}\}}) \end{aligned}$$

Memory segment satisfaction:

$$\begin{aligned} ms :_n W \text{ iff } & \begin{cases} \exists P : active(W) \rightarrow \text{MemSegment}. \\ ms :_{n,P} W \end{cases} \\ ms :_{n,P} W \text{ iff } & \begin{cases} ms = \biguplus_{r \in active(W)} P(r) \wedge \\ \forall r \in active(W). \\ \quad \exists H, s. \\ \quad \quad W(r) = (\_, s, \_, \_, H) \wedge \\ \quad \quad (n, P(r)) \in H(s)(\xi^{-1}(W)) \end{cases} \end{aligned}$$

Standard regions for when writing locally is permitted:

$$\begin{aligned} t_{base, end}^{owl} &: \text{Region} \\ t_{base, end}^{owl} &\stackrel{\text{def}}{=} (\text{temp}, 1, =, =, H_{base, end}^{owl}) \\ H^{owl} &: \text{Addr}^2 \rightarrow \text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsupset_{pub}]{mon, ne} \text{UPred}(\text{MemSegment})) \\ H_{base, end}^{owl} s \hat{W} &\stackrel{\text{def}}{=} \left\{ (n, ms) \mid \text{dom}(ms) = [base, end] \wedge \right. \\ &\quad \left. \forall a \in [base, end]. (n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W})) \right\} \cup \{(0, ms)\} \end{aligned}$$

Revoking all temporary regions:

$$\begin{aligned} revokeTemp &: \text{World} \rightarrow \text{World} \\ revokeTemp(W) &\stackrel{\text{def}}{=} \lambda r. \begin{cases} \text{revoked} & \text{if } W(r) = (\text{temp}, s, \phi_{pub}, \phi, H) \\ W(r) & \text{otherwise} \end{cases} \end{aligned}$$

$writeCondition : (((Addr \times Addr) \rightarrow Region) \times Global) \rightarrow World \xrightarrow{mon, nc} UPred(Addr^2)$

$writeCondition(\iota, g)(W) =$

$$\begin{aligned} & \{(n, (base, end)) \mid \exists r \in localityReg(g, W). \\ & \quad \exists [base', end'] \supseteq [base, end]. \\ & \quad W(r) \stackrel{n-1}{\succeq} \iota_{base', end'} \text{ and } \\ & \quad W(r) \text{ is address-stratified} \} \end{aligned}$$

$readCondition : Global \rightarrow World \xrightarrow{mon, nc} UPred(Addr^2)$

$readCondition(g)(W) =$

$$\begin{aligned} & \{(n, (base, end)) \mid \exists r \in localityReg(g, W). \\ & \quad \exists [base', end'] \supseteq [base, end]. \\ & \quad W(r) \stackrel{n}{\preceq} \iota_{base', end'}^{pwl} \} \end{aligned}$$

$executeCondition(g)(W) =$

$$\begin{aligned} & \{(n, (perm, base, end)) \mid \forall n' < n. \\ & \quad \forall W' \supseteq W. \\ & \quad \forall a \in [base, end]. \\ & \quad (n', ((perm, g), base, end, a)) \in \mathcal{E}(W') \} \end{aligned}$$

where  $g = \text{local} \Rightarrow \sqsubseteq = \sqsubseteq^{pub}$

and  $g = \text{global} \Rightarrow \sqsubseteq = \sqsubseteq^{priv}$

$enterCondition(g)(W) =$

$$\begin{aligned} & \{(n, (base, end, a)) \mid \forall n' < n. \\ & \quad \forall W' \supseteq W. \\ & \quad (n', ((rx, g), base, end, a)) \in \mathcal{E}(W') \} \end{aligned}$$

where  $g = \text{local} \Rightarrow \sqsubseteq = \sqsubseteq^{pub}$

and  $g = \text{global} \Rightarrow \sqsubseteq = \sqsubseteq^{priv}$

$$\mathcal{R} : \text{World} \xrightarrow[\sqsubseteq^{\text{pub}}]{\text{mon}, \text{ne}} \text{UPred}(\text{Reg})$$

$$\mathcal{R} \stackrel{\text{def}}{=} \lambda W. \{(n, \text{reg}) \mid \forall r \in \text{RegisterName} \setminus \{\text{pc}\}. \\ (n, \text{reg}(r)) \in \mathcal{V}(W)\}$$

$$\mathcal{E} : \text{World} \xrightarrow{\text{ne}} \text{UPred}(\text{Word})$$

$$\mathcal{E} \stackrel{\text{def}}{=} \lambda W. \{(n, \text{pc}) \mid \forall n' \leq n. \\ \forall (n', \text{reg}) \in \mathcal{R}(W). \\ \forall ms :_{n'} W. \\ (n', (\text{reg}[\text{pc} \mapsto \text{pc}], ms)) \in \mathcal{O}(W)\}$$

### 5.3 Useful regions

Static region used for parts of memory that should not change.

$$\iota^{\text{sta}}(v, ms) = (v, 1, =, =, H^{\text{sta}} ms) \\ H^{\text{sta}} ms \text{ s } \hat{W} = \{(n, ms) \mid n > 0\} \cup \{(0, ms') \mid ms' \in \text{Mem}\}$$

Static region used for parts of memory that should not change and where you pass control to untrusted code.

$$\iota^{\text{sta}, u}(v, ms) = (v, 1, =, =, H^{\text{sta}, u} ms) \\ H^{\text{sta}, u} ms \text{ s } \hat{W} = \left\{ (n, ms') \left| \begin{array}{l} ms' = ms \wedge \\ \forall a \in \text{dom}(ms). \\ ms(a) \text{ is non-local} \wedge \\ (n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W})) \end{array} \right. \right\} \cup \{(0, ms') \mid ms' \in \text{Mem}\}$$

$$\iota^{\text{cst}}(v, n) = (v, 1, =, =, H^{\text{cst}} n) \\ H^{\text{cst}} n \text{ s } \hat{W} = \{(n, ms) \mid n > 0 \wedge \forall a \in \text{dom}(ms). ms(a) = n\} \cup \{(0, ms') \mid ms' \in \text{Mem}\}$$

### 5.4 Lemmas

#### 5.4.1 Anti-reduction for the observation relation

**Lemma 7** (Failing terms are in  $\mathcal{O}$  and  $\mathcal{E}$ ). *If  $(\text{reg}, ms \uplus ms_f) \rightarrow_\bullet \text{failed}$  for all  $ms_f$ , then  $(n, (\text{reg}, ms)) \in \mathcal{O}(W)$  for any  $W$ .*

*If  $(\text{reg}[\text{pc} \mapsto w], ms) \rightarrow_\bullet \text{failed}$  for all  $\text{reg}, ms$ , then  $(n, w) \in \mathcal{E}(W)$  for any  $W$ .* ■

*Proof.* Follows from the definitions of  $\mathcal{O}(W)$  and  $\mathcal{E}(W)$  using an (omitted) determinacy result. □

**Lemma 10.**  $\iota_{base, end}^{pwl}$  is a region for all base and end. ■

*Proof of Lemma 10.* Follows from Lemma 9. □

**Lemma 11.**  $\iota_{base, end}^{pwl}$  is address-stratified. ■

*Proof.* Easy unfolding of definitions. □

**Lemma 12.**  $H_{base, end}^{nwl}$  is monotone w.r.t  $\sqsupseteq^{priv}$  for all  $s \in \text{State}$  and base and end ■

*Proof of Lemma 12.* Let  $\hat{W}' \sqsupseteq^{priv} \hat{W}$  be given and let

$$(n, ms) \in H_{base, end}^{nwl} s \hat{W} \quad (12)$$

and show

$$(n, ms) \in H_{base, end}^{nwl} s \hat{W}'$$

From 12, we get  $\text{dom}(ms) = [base, end]$ . Now let  $a \in [base, end]$  be given and show

1.  $ms(a)$  is non-local
2.  $(n - 1, ms(a)) \in \mathcal{V}(\xi(\hat{W}'))$

1. follows trivially from 12. 1. follows from Assumption 11, 1. (which we just argued),  $\hat{W}' \sqsupseteq^{priv} \hat{W}$ , Theorem 1, and Lemma 75. □

**Lemma 13.**  $\iota_{base, end}^{nwl}$  is a region for all base and end. ■

*Proof of Lemma 13.* Follows from Lemma 12 and Lemma 66. □

**Lemma 14.**  $\iota_{base, end}^{nwl}$  is address-stratified. ■

*Proof.* Easy unfolding of definitions. □

**Lemma 15.**  $\iota_{base, end}^{nwl, p}$  is a region for all base and end. ■

*Proof of Lemma 15.* Follows from Lemma 12. □

**Lemma 16.**  $\iota^{sta}(v, ms)$  is a region for all  $v \in \{\text{perm}, \text{temp}\}$  and  $ms$ . ■

*Proof of Lemma 16.*  $H^{sta}$  does not depend on  $\hat{W}$ , so it is trivial to show the necessary non-expansive and monotonicity requirements. □

**Lemma 17.**  $H^{sta, u}(ms)$  is monotone w.r.t  $\sqsupseteq^{priv}$  for all  $s \in \text{State}$  and  $ms$ . ■

*Proof of Lemma 17.* Let  $\hat{W}' \sqsupseteq^{priv} \hat{W}$  be given and let

$$(n, ms') \in H^{sta, u}(ms) s \hat{W} \quad (13)$$

and show

$$(n, ms') \in H^{sta, u}(ms) s \hat{W}'$$

From 13, we get  $ms' = ms$ . Now let  $a \in \text{dom}(ms)$  be given and show

1.  $ms(a)$  is non-local
2.  $(n - 1, ms(a)) \in \mathcal{V}(\xi(\hat{W}'))$

**Lemma 22.**

$$\begin{aligned} \forall n \in \mathbb{N}. \forall base, end \in \text{Addr}. \forall v \in \{\text{perm}, \text{temp}\}. \\ \text{dom}(ms) = [base, end] \Rightarrow \\ \iota_{base, end}^{sta, u}(v, ms) \stackrel{n}{\lesssim} \iota_{base, end}^{pwt} \end{aligned}$$

■

*Proof of Lemma 22.* Essentially the same as the proof of Lemma 20 and Lemma 19. □

**Lemma 23.**

$$\begin{aligned} \forall n \in \mathbb{N}. \forall base, end, b \in \text{Addr}. \forall \iota \in \text{Region} \\ \iota \stackrel{n}{\simeq} \iota_{base, end}^{pwt} \wedge base \leq end \Rightarrow \iota \stackrel{n}{\equiv} \iota_{base, end}^{pwt} \end{aligned}$$

■

*Proof of Lemma 23.* For  $n = 0$  it is trivial, so assume  $n > 0$ . Say  $\iota = (v, s, \phi_{pub}, \phi, H)$ , then by  $\stackrel{n}{\simeq}$ , we know  $s = 1$ ,  $\phi_{pub} \equiv \phi$ , and  $H = H_{base, end}^{pwt}$ . It remains to show that  $v = \text{temp}$ . To do so, we show that it cannot be the case that  $v = \text{perm}$ . If  $v = \text{perm}$ , then  $H$  must be monotone with respect to  $\sqsubseteq^{priv}$ . If we can show that this is not the case, then for  $\iota$  to be a region it must be the case that  $v \neq \text{perm}$  and thus  $v = \text{temp}$ .

To this end let  $b \notin [base, end]$  and define the worlds:

$$\begin{aligned} \xi(W) &= [0 \mapsto \iota_{base, end}^{pwt} \\ &\quad [1 \mapsto \iota_{b, b}^{pwt}] \\ \xi(W') &= [0 \mapsto \iota_{base, end}^{pwt} \\ &\quad [1 \mapsto \text{revoked}] \end{aligned}$$

For these two worlds, we have  $\xi(W') \sqsubseteq^{priv} \xi(W)$  and from mono. of  $\xi^{-1}$ , we have  $W' \sqsubseteq^{priv} W$ . Now define the following memory segment:

$$ms = [base \mapsto ((\text{ro}, \text{local}), b, b, b), base + 1 \mapsto 0, \dots, end \mapsto 0]$$

It is the case that

$$(n, ms) \in H \Vdash W$$

but

$$(n, ms) \notin H \Vdash W'$$

as it is not the case that

$$(n - 1, ((\text{ro}, \text{local}), b, b, b)) \in \mathcal{V}(\xi(W')).$$

The only other option that remains is  $v = \text{temp}$ . □

#### 5.4.3 Observation relation

**Lemma 24** (Observation relation ( $\mathcal{O}$ ) non-expansive).

$$W \stackrel{n}{\equiv} W' \Rightarrow \mathcal{O}(W) \stackrel{n}{\equiv} \mathcal{O}(W')$$

■

*Proof of Lemma 24.* □

*Proof of Lemma 29.*

$$(n, (base, end)) \in writeCondition(\iota, g)(revokeTemp(W))$$

Gives  $r \in localityReg(g, revokeTemp(W))$  such that

$$\forall [base', end'] \subseteq [base, end]. revokeTemp(W)(r) \stackrel{n-1}{\supseteq} \iota_{[base', end']}$$

and

$revokeTemp(W)(r)$  is address-stratified

Notice  $revokeTemp(W)(r)$  is a perm region, so  $revokeTemp(W)(r) = W(r)$ . Using  $r$  as witness, the result is immediate.  $\square$

**Lemma 30.** *If*

$$\bullet (n, (perm, base, end)) \in executeCondition(g)(revokeTemp(W))$$

*then*

$$(n, (perm, base, end)) \in executeCondition(g)(W)$$

*Proof of Lemma 30.* Use Lemma 64.  $\square$

**Lemma 31.** *If*

$$\bullet (n, (a, base, end)) \in executeCondition(g)(revokeTemp(W))$$

*then*

$$(n, (a, base, end)) \in executeCondition(g)(W)$$

*Proof of Lemma 31.* Use Lemma 64.  $\square$

**Lemma 32.** *If*

$$(n, (base, end)) \in writeCondition(\iota^{pub}, local)(W)$$

*then*

$$(n, (base, end)) \in writeCondition(\iota^{pub}, local)(W)$$

*Proof of lemma 32.* Follows from Lemma 21.  $\square$

✓ **Lemma 33** ( $readCondition$  monotone w.r.t  $\supseteq^{pub}$ ). *If*

$$\bullet W' \supseteq^{pub} W$$

$$\bullet (n, (base, end)) \in readCondition(g)(W)$$

*then*

$$(n, (base, end)) \in readCondition(g)(W')$$

*Proof of Lemma 33.*

*Monotonicity def.*

*Directly from def.*

- $n' \leq n$
- $\iota \in \{\iota^{pub}, \iota^{nw}, \iota^{nw}, p\}$
- $(n, (base, end)) \in writeCondition(\iota, g)(W)$

then

$$(n', (base, end)) \in writeCondition(\iota, g)(W)$$

Addr-shat dc because  
H3W is.  
+  $\sum_{i=1}^{n-1}$  dc.

Proof of Lemma 38. ■

✓ Lemma 39 (*execCondition* monotone w.r.t  $\sqsupseteq^{pub}$ ). If □

- $W' \sqsupseteq^{pub} W$
- $perm \in \{rx, rwx, rwx\}$
- $(n, (perm, base, end)) \in executeCondition(g)(W)$

then

$$(n, (perm, base, end)) \in executeCondition(\iota, g)(W')$$

Proof of Lemma 39. *transitivity of  $\sqsupseteq^{pub}$* . ■

Lemma 40 (*execCondition* global monotonicity w.r.t  $\sqsupseteq^{priv}$ ). If □

- $W' \sqsupseteq^{priv} W$
- $perm \in \{rx, rwx\}$
- $(n, (perm, base, end)) \in executeCondition(global)(W)$

then

$$(n, (perm, base, end)) \in executeCondition(global)(W')$$

Proof of Lemma 40. Assume  $W_2 \sqsupseteq^{priv} W_1$ ,  $perm \in \{rx, rwx\}$  and  $(n, (perm, base, end)) \in executeCondition(global)(W_1)$ .  
Now let  $W_3 \sqsupseteq^{priv} W_2$ ,  $a \in [base, end]$ , and  $n' < n$ , and show

$$(n, ((perm, global), base, end, a)) \in \mathcal{E}(W_3)$$

by transitivity we have  $W_3 \sqsupseteq^{priv} W_1$ , so the result follows from  $(n, (perm, base, end)) \in executeCondition(global)(W_1)$ . □

✓ Lemma 41 (*execCondition* downwards-closed). If

- $n' \leq n$
- $perm \in \{rx, rwx, rwx\}$
- $(n, (perm, base, end)) \in executeCondition(g)(W)$

#### 5.4.7 LR Sanity lemmas

**Lemma 45** (Heap satisfaction downwards closure).

$$\begin{aligned} &\forall ms, n' \leq n, W. \\ &ms :_n W \Rightarrow ms :_{n'} W \end{aligned}$$

*Proof of Lemma 45.* Let  $ms, n' \leq n$ , and  $W$  be given and assume

$$ms :_n W$$

This assumption gives us  $P : \text{active}(W) \rightarrow \text{MemSegment}$  such that

1.  $ms = \biguplus_{r \in \text{active}(W)} P(r)$
- 2.

$$\begin{aligned} &\forall r \in \text{active}(W). \\ &\exists H, s. \\ &W(r) = (-, s, -, -, H) \wedge \\ &(n', P(r)) \in H(s)(\xi^{-1}(W)) \end{aligned}$$

Using  $P$  as witness, 1. is the first condition we need. Now let  $r$  be given and use 2. to get  $H$  and  $s$  such that

3.  $W(r) = (-, s, -, -, H)$
4.  $(n, P(r)) \in H(s)(\xi^{-1}(W))$

We now need to show

$$(n', P(r)) \in H(s)(\xi^{-1}(W))$$

which follows from 4.,  $n' \leq n$ , and  $H(s)(\xi^{-1}(W))$  is a UPred(MemSegment).  $\square$

#### 5.4.8 Malloc safe to pass to adversary

**Lemma 46** (Safe values are safe to invoke.). *If  $(n + 1, w) \in \mathcal{V}(W)$ , then  $(n, \text{updatePcPerm}(w)) \in \mathcal{E}(W)$ .*  $\blacksquare$

*Proof.* 1. Case  $w = ((\text{perm}, g), \text{base}, \text{end}, a)$  and  $\text{base} \leq a \leq \text{end}$  and  $\text{perm} \in \{\text{rx}, \text{rwx}, \text{rwlx}\}$ :

- 1.1.  $(n + 1, (\text{perm}, \text{base}, \text{end})) \in \text{executeCondition}(g)(W)$ .  
By: definition of  $\mathcal{V}(W)$  using the fact that  $\text{perm} \in \{\text{rx}, \text{rwx}, \text{rwlx}\}$ .
- 1.2.  $(n, ((\text{perm}, g), \text{base}, \text{end}, a)) \in \mathcal{E}(W)$ : By definition of *executeCondition* using the fact that  $\text{base} \leq a \leq \text{end}$ .
2. Case  $w = ((\text{perm}, g), \text{base}, \text{end}, a)$  and  $\text{base} \leq a \leq \text{end}$  and  $\text{perm} = \text{e}$ :
  - 2.1.  $(n + 1, (\text{base}, \text{end}, a)) \in \text{enterCondition}(g)(W)$ .  
By: definition of  $\mathcal{V}(W)$  using the fact that  $\text{perm} = \text{e}$ .
  - 2.2.  $(n, ((\text{rx}, g), \text{base}, \text{end}, a)) \in \mathcal{E}(W)$ : By definition of *enterCondition* using the fact that  $\text{base} \leq a \leq \text{end}$ .



- 10.3. Define  $W'' = W'[r \mapsto \iota'_{\text{malloc}}][i \mapsto \iota'_{b',e'}^{nw}]$  for  $i \notin \text{dom}(W')$ . We have that  $W'' \sqsupseteq^{\text{pub}} [r \mapsto \iota'_{\text{malloc}}]$  and  $W'' \sqsupseteq^{\text{pub}} W'$ .  
By: definition of  $\sqsupseteq^{\text{pub}}$ , using the fact that  $\iota'_{\text{malloc}} \sqsupseteq^{\text{pub}} W(r)$ .
- 10.4.  $(n''', (base', end')) \in \text{readCondition}(\text{global})(W'')$  for all  $n'''$ :  
By: definition of  $\text{readCondition}$ , using the region  $W''(i)$  and Lemma 20.
- 10.5.  $(n''', (base', end')) \in \text{writeCondition}(\iota'^{nw}, \text{global})(W'')$  for all  $n'''$ :  
By: definition of  $\text{writeCondition}$ , using the region  $W''(i)$ .
- 10.6.  $(n''', (p, base', end')) \in \text{executeCondition}(\iota'^{nw}, \text{global})(W'')$  for all  $n'''$ ,  $p \in \{\text{rx}, \text{rx}\}$ :  
By: the definition of  $\text{executeCondition}$ , the FTLR (Theorem 2) using Lemmas 37, 34 and the previous two points.
- 10.7.  $(n'', ((\text{rx}, \text{global}), b', e', b')) \in \mathcal{V}(W'')$ :  
By: definition of  $\mathcal{V}(W'')$  and the above three points.
- 10.8.  $(n'' - j, \Phi.\text{reg}[r_1 \mapsto ((\text{rx}, \text{global}), b', e', b)]) \in \mathcal{R}(W'')$ :  
By Lemma 71, Lemma 26 using the fact that  $W'' \sqsupseteq^{\text{pub}} W'$  and  $(n'', \Phi.\text{reg}) \in \mathcal{V}(W')$ , together with the previous point.
- 10.9.  $(n''', ms_{\text{alloc}}) \in \iota'_{b',e'}^{nw}.H \iota'_{b',e'}^{nw}.s W''$  for any  $n'''$ :  
By definition of  $\iota'^{nw}$ ,  $H^{nw}$  and  $\mathcal{V}(\cdot)$  and the facts that  $\text{dom}(ms_{\text{alloc}}) = [b', e']$  and  $\forall a \in [b', e']. ms_{\text{alloc}}(a) = 0$ .
- 10.10. Define  $ms' = \left( \biguplus_{r' \in \text{active}(W'), r' \neq r} P(r') \right) \uplus ms'_{\text{footprint}} \uplus ms_{\text{alloc}}$ . Then  $\Phi'.\text{mem} = ms' \uplus ms_f$  and  $ms' :_{n''-j} W''$ :  
By the facts that  $\Phi'.\text{mem} = ms'_{\text{footprint}} \uplus ms_{\text{alloc}} \uplus ms_{\text{frame}}$ ,  $ms_{\text{frame}} = \left( \biguplus_{r' \in \text{active}(W'), r' \neq r} P(r') \right) \uplus ms_f$ , the previous point, the facts that  $ms'_{\text{footprint}} :_{n''-j} [r \mapsto \iota'_{\text{malloc}}]$  and  $W'' \sqsupseteq^{\text{pub}} [r \mapsto \iota'_{\text{malloc}}]$ , the facts that  $(\forall r \in \text{active}(W')). \exists H, s. W'(r) = (\neg, s, \neg, H)$  and  $(n'', P(r)) \in H(s)(\xi^{-1}(W'))$  and  $W'' \sqsupseteq^{\text{pub}} W'$  and the public monotonicity and downwards closedness of all islands, and finally the definition of  $W''$ .
- 10.11.  $(n'' - j + 1, w_{\text{ret}}) \in \mathcal{V}(W'')$ :  
By Lemma 72, the fact that  $W'' \sqsupseteq^{\text{pub}} W'$ , Lemma 70, and the fact that  $(n'', w_{\text{ret}}) \in \mathcal{V}(W')$ , which follows from  $w_{\text{ret}} = \Phi.\text{reg}(r_1)$  and  $(n'', \text{reg}) \in \mathcal{R}(W')$ .
- 10.12.  $(n'' - j, \text{updatePcPerm}(w_{\text{ret}})) \in \mathcal{E}(W'')$ :  
By Lemma 46 from the previous point.
- 10.13.  $(n'' - j, (\Phi.\text{reg}[r_1 \mapsto ((\text{rx}, \text{global}), b', e', b)][pc \mapsto \text{updatePcPerm}(w_{\text{ret}})], ms')) \in \mathcal{O}(W'')$ :  
By: definition of  $\mathcal{E}(W'')$ , using the previous point and the facts that  $(n'' - j, \Phi.\text{reg}[r_1 \mapsto ((\text{rx}, \text{global}), b', e', b)]) \in \mathcal{R}(W'')$ ,  $ms' :_{n''-j} W''$ .
- 10.14.  $i > j$  and  $\Phi' \rightarrow_{i-j} (\text{halted}, mem')$ .  
By combining  $(\text{reg}[pc \mapsto ((\text{rx}, \text{global}), base, end, a)], ms \uplus ms_f) \rightarrow_i (\text{halted}, mem')$  with  $(\text{reg}[pc \mapsto ((\text{rx}, \text{global}), base, end, a)], ms \uplus ms_f) \rightarrow_j \Phi'$  using Lemma .
- 10.15.  $\exists W''' \sqsupseteq^{\text{priv}} W'', ms_r, ms''$ .  $mem' = ms'' \uplus ms_r \uplus ms_f$  and  $ms'' :_{n-i} W'''$ .  
By: definition of  $\mathcal{O}(W'')$  from the two previous points.
- 10.16.  $W''' \sqsupseteq^{\text{priv}} W'$ :  
By Lemma 67, using the previous point and the fact that  $W'' \sqsupseteq^{\text{pub}} W'$ .
11. Case:  $\text{reg}(r_1) \notin \mathbb{Z} \vee \text{reg}(r_1) < 0$
- 11.1.  $\exists j. (\text{reg}[pc \mapsto ((\text{rx}, \text{global}), base, end, a)], ms \uplus ms_f) \rightarrow_j \text{failed}$   
By: the malloc specification (Specification 1).

*Proof.* Follows by inspection of the cases in the definition of  $\mathcal{V}(W)$ :  $a$  is ignored in all cases except where  $perm = e$ .  $\square$

**Lemma 50** (pwl writecond implies nwl). *If  $(n, (base, end)) \in writeCondition(\iota^{pwl}, g)(W)$  then  $(n, (base, end)) \in writeCondition(\iota^{nwl}, g)(W)$ .*  $\blacksquare$

*Proof.* 1.  $\exists r \in localityReg(g, W)$ .  $\exists [base', end'] \supseteq [base, end]$ .  $W(r) \stackrel{n-1}{\succeq} \iota_{base', end'}^{pwl}$  and  $W(r)$  is address-stratified: by definition of *writeCondition*.

2. Suffices:  $W(r) \stackrel{n-1}{\succeq} \iota_{base', end'}^{nwl}$ . By definition of *writeCondition*

3.  $W(r) \stackrel{n-1}{\succeq} \iota_{base', end'}^{pwl} \stackrel{n-1}{\succeq} \iota_{base', end'}^{nwl}$ : follows by Lemma 20.  $\square$

**Lemma 51** (execCond implies entryCond). *If  $(n, (rx, base, end)) \in executeCondition(g)(W)$  then  $(n, (base, end, a)) \in enterCondition(g)(W)$ .*  $\blacksquare$

*Proof.* 1. Assume:  $n' < n$ ,  $W' \sqsubseteq W$  where  $g = local \Rightarrow \sqsubseteq = \sqsubseteq^{pub}$  and  $g = global \Rightarrow \sqsubseteq = \sqsubseteq^{priv}$   
Suffices:  $(n', ((rx, g), base, end, a)) \in \mathcal{E}(W')$

2. Case  $a \in [base, end]$ : Follows from the definition of *executeCondition*.

3. Case  $a \notin [base, end]$ : Follows by Lemma 7.  $\square$

**Lemma 52** (Conditions for restrict instruction are sufficient). *If*

- $(n, ((perm, g), base, end, a)) \in \mathcal{V}(W)$
- $(perm', g') \sqsubseteq (perm, g)$

*then  $(n, ((perm', g'), base, end, a)) \in \mathcal{V}(W)$*   $\blacksquare$

*Proof.* By inspection of the definition of  $\mathcal{V}(W)$ , everything follows trivially except the following.

1. If  $(n, (base, end)) \in writeCondition(\iota^{pwl}, g)(W)$  then  $(n, (base, end)) \in writeCondition(\iota^{nwl}, g)(W)$ : holds by lemma 50.

2. If  $(n, (rx, base, end)) \in executeCondition(g)(W)$  then  $(n, (base, end, a)) \in enterCondition(g)(W)$ .  $\square$

**Lemma 53** (Conditions for subseg instruction are sufficient). *If*

- $(n, ((perm, g), base, end, a)) \in \mathcal{V}(W)$
- $base \leq base'$
- $end' \leq end$
- $perm \neq e$

*then  $(n, ((perm, g), base', end', a)) \in \mathcal{V}(W)$*   $\blacksquare$

*Proof.* Follows easily from the definitions of  $\mathcal{V}(W)$ , *readCondition*, *writeCondition*, *executeCondition*.  $\square$

•

$$\begin{aligned} & perm = rx \wedge \\ & (n, (base, end)) \in readCondition(g)(W) \end{aligned}$$

•

$$\begin{aligned} & perm = rwx \wedge \\ & (n, (base, end)) \in readCondition(g)(W) \wedge \\ & (n, (base, end)) \in writeCondition(\iota^{nwl}, g)(W) \end{aligned}$$

•

$$\begin{aligned} & perm = rwlx \wedge \\ & (n, (base, end)) \in readCondition(g)(W) \wedge \\ & (n, (base, end)) \in writeCondition(\iota^{nwl}, g)(W), \end{aligned}$$

then

$$(n, ((perm, g), base, end, a)) \in \mathcal{E}(W)$$

■

*Proof.* 1. By induction on  $n$ . In other words, assume that the theorem already holds for all  $n' < n$ .

2. Assume:  $n' \leq n$ ,  $(n', reg) \in \mathcal{R}(W)$ ,  $ms :_{n'} W$ .  
Suffices:  $(n', (reg[pc \mapsto ((perm, g), base, end, a)], ms)) \in \mathcal{O}(W)$ .  
By: definition of  $\mathcal{E}(W)$ .
3. Assume:  $ms_f$ ,  $mem'$ ,  $i \leq n'$ ,  $\Phi = (reg[pc \mapsto ((perm, g), base, end, a)], ms \uplus ms_f)$  and  $\Phi \rightarrow_i (halted, \Phi')$ .  
Suffices:  $\exists W' \sqsupseteq^{priv} W$ ,  $ms_r$ ,  $ms'$ .  $\Phi'.mem = ms' \uplus ms_r \uplus ms_f$  and  $ms' :_{n'-i} W'$   
By: definition of  $\mathcal{O}(W)$
4.  $i \neq 0$ , since  $(reg[pc \mapsto ((perm, g), base, end, a)], ms \uplus ms_f) \neq (halted, \Phi')$  for any  $\Phi'$ .  
Therefore, assume w.l.o.g. that  $i = 1 + i'$ ,

$$\Phi \rightarrow conf' \rightarrow_{i'} (halted, \Phi')$$

5.  $n \geq n' > 0$ , since otherwise  $i = 0$  (because  $i \leq n' \leq n$ ) and this is impossible by the previous point.

6.  $(n', \Phi.reg(pc)) \in \mathcal{V}(W)$ . Proof:

- 6.1. Assume:  $perm' \in \{rx, rwx, rwlx\}$  with  $perm' \sqsubseteq perm$   
Suffices:  $(n', (perm', base, end)) \in executeCondition(g)(W)$   
By: the definition of  $\mathcal{V}(\cdot)$  using the assumptions
- 6.2. Assume:  $n'' < n'$ ,  $W' \sqsupseteq W$ ,  $a' \in [base, end]$ ,  $g = local \Rightarrow \sqsupseteq = \sqsupseteq^{nub}$ ,  $g = global \Rightarrow \sqsupseteq = \sqsupseteq^{priv}$ .  
Suffices:  $(n'', ((perm, g), base, end, a')) \in \mathcal{E}(W')$ . By: definition of  $executeCondition(g)(W)$
- 6.3. By induction, using the assumptions and Lemmas 35 and 38.

7. For all  $r \in RegisterName$ ,  $(n', \Phi.reg(r)) \in \mathcal{V}(W)$ .

- 11.2. For all  $r \in \text{RegisterName}$ ,  $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$ .
- 11.2.1. Case  $\Phi''.\text{reg}(r) = \Phi.\text{reg}(r)$ :  $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows from Step 7. using Lemma 70.
  - 11.2.2.  $\Phi''.\text{reg}(r) = z$  for some  $z \in \mathbb{Z}$ .  $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by definition of  $\mathcal{V}(\cdot)$
  - 11.2.3.  $\Phi''.\text{reg}(r) = w$  and  $\Phi.\text{reg}(r_2) = ((\text{perm}', g'), \text{base}', \text{end}', a') = c$  and  $\text{readAllowed}(\text{perm}')$  and  $\text{withinBounds}(c)$  and  $w = \Phi.\text{mem}(a')$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 48 using the fact that  $\Phi.\text{mem} : n' \cdot W$  and  $(n', \Phi.\text{reg}(r_2)) \in \mathcal{V}(W)$  which we have from step 7..
  - 11.2.4.  $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r_1) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $\text{perm}' \neq e$  and  $c = ((\text{perm}', g'), \text{base}', \text{end}', a' + z)$  for some  $z \in \mathbb{Z}$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 49 and 70 using the fact that  $(n', \Phi.\text{reg}(r_1)) \in \mathcal{V}(W)$  which we have from step 7..
  - 11.2.5.  $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $(\text{perm}'', g'') \subseteq (\text{perm}', g')$  and  $c = ((\text{perm}'', g''), \text{base}', \text{end}', a')$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 52 and 70 using the fact that  $(n', \Phi.\text{reg}(r)) \in \mathcal{V}(W)$  which follows from  $(n', \Phi.\text{reg}) \in \mathcal{R}(W)$  by definition.
  - 11.2.6.  $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $\text{base}' \leq \text{base}''$  and  $\text{end}'' \leq \text{end}'$  and  $c = ((\text{perm}', g'), \text{base}'', \text{end}'', a')$  and  $\text{perm}' \neq e$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 53 and 70 using the fact that  $(n', \Phi.\text{reg}(r)) \in \mathcal{V}(W)$  which follows from  $(n', \Phi.\text{reg}) \in \mathcal{R}(W)$  by definition.
- 11.3.  $(n' - 1, \Phi''.\text{reg}) \in \mathcal{R}(W)$ : Follows from the previous point by definition of  $\mathcal{R}(W)$ .
- 11.4.  $(n' - 1, \text{newPc}) \in \mathcal{E}(W)$ :
- 11.4.1. Case  $\text{newPc} = \text{updatePcPerm}(\Phi.\text{reg}(lv))$ : We distinguish the following cases:
    - 11.4.1.1. Case  $\Phi.\text{reg}(lv) = ((e, g'), \text{base}', \text{end}', a')$ :
      - 11.4.1.1.1.  $(n', \Phi.\text{reg}(lv)) \in \mathcal{V}(W)$ . Follows from Step 7..
      - 11.4.1.1.2.  $(n', (\text{base}', \text{end}', \text{addr}')) \in \text{enterCondition}(g')(W)$ . By definition of  $\mathcal{V}(W)$  from the previous point.
      - 11.4.1.1.3.  $(n' - 1, ((\text{rx}, g'), \text{base}', \text{end}', a')) \in \mathcal{E}(W)$ : By definition of  $\text{enterCondition}(\cdot)$  and taking  $n' = n' - 1$  and  $W' = W$
      - 11.4.1.1.4.  $\text{updatePcPerm}(\Phi.\text{reg}(lv)) = ((\text{rx}, g'), \text{base}', \text{end}', a')$ : by definition of  $\text{updatePcPerm}(\cdot)$ .
    - 11.4.1.2. Case  $\Phi.\text{reg}(lv) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  with  $\text{perm}' \in \{\text{rx}, \text{rwx}, \text{rwlx}\}$  and  $\text{withinBounds}(\Phi.\text{reg}(lv))$ :
      - 11.4.1.2.1.  $(n', \Phi.\text{reg}(lv)) \in \mathcal{V}(W)$ . Follows from Step 7..
      - 11.4.1.2.2.  $(n', (\text{perm}', \text{base}', \text{end}', a')) \in \text{executeCondition}(g')(W)$ . By definition of  $\mathcal{V}(W)$  from the previous point.
      - 11.4.1.2.3.  $(n' - 1, ((\text{perm}', g'), \text{base}', \text{end}', a')) \in \mathcal{E}(W)$ : By definition of  $\text{executeCondition}(\cdot)$ , taking  $n' = n' - 1$ ,  $W' = W$  and  $a = a'$ . Note that  $a' \in [\text{base}', \text{end}']$  because we have  $\text{withinBounds}(\Phi.\text{reg}(lv))$ .
      - 11.4.1.2.4.  $\text{updatePcPerm}(\Phi.\text{reg}(lv)) = ((\text{perm}', g'), \text{base}', \text{end}', a')$ : by definition of  $\text{updatePcPerm}(\cdot)$ .
  - 11.4.1.3. Case not  $(\Phi.\text{reg}(lv) = ((e, g'), \text{base}', \text{end}', a'))$  and not  $(\Phi.\text{reg}(lv) = ((\text{perm}', g'), \text{base}', \text{end}', a'))$  with  $\text{perm}' \in \{\text{rx}, \text{rwx}, \text{rwlx}\}$  and  $\text{withinBounds}(\Phi.\text{reg}(lv))$ :
    - 11.4.1.3.1.  $\text{updatePcPerm}(\Phi.\text{reg}(lv)) = \Phi.\text{reg}(lv)$ : by definition of  $\text{updatePcPerm}(\cdot)$ .
    - 11.4.1.3.2.  $(\text{reg}[\text{pc} \mapsto \Phi.\text{reg}(lv)], \text{ms}) \rightarrow \text{failed}$  for any  $\text{reg}, \text{ms}$ : by definition of the evaluation relation.

- $\text{reg}(r_{stk}) = ((\text{rwlx}, \text{local}), b_{stk}, e_{stk}, a_{stk})$
- $\text{dom}(ms_{\text{unused}}) = [a_{stk} + 1, \dots, e_{stk}]$
- $\text{dom}(ms_{stk}) = [b_{stk}, \dots, a_{stk}]$
- $b_{stk} - 1 \leq a_{stk}$

**Lemma 55** (*scall works*). *If*

- $ms :_n \text{revokeTemp}(W)$
- $\text{dom}(ms_f) \cap (\text{dom}(ms_{stk} \uplus ms_{\text{unused}} \uplus ms)) = \emptyset$
- $(\text{reg}, ms)$  is looking at **scall**  $r(\overline{r_{\text{ary}}}, \overline{r_{\text{priv}}})$  followed by  $c_{\text{next}}$
- $\text{reg}$  points to stack with  $ms_{stk}$  used and  $ms_{\text{unused}}$  unused

*Hyp-Callee If*

- $\text{dom}(ms_{\text{unused}}) = \text{dom}(ms_{\text{act}} \uplus ms'_{\text{unused}})$ ,
- $W' = \text{revokeTemp}(W)[\iota^{sta}(\text{temp}, ms_{stk} \uplus ms_{\text{act}} \uplus ms_f), \iota^{mul}(\text{dom}(ms'_{\text{unused}}))]$ ,
- $ms'' :_{n-1} W'$
- $\text{reg}'$  points to stack with  $\emptyset$  used and  $ms'_{\text{unused}}$  unused
- $\text{reg}' = \text{reg}_0[\text{pc} \mapsto \text{updatePcPerm}(\text{reg}(r)), \overline{r_{\text{ary}}} \mapsto \text{reg}(\overline{r_{\text{ary}}}), r_0 \mapsto c_{\text{ret}}, r_{stk} \mapsto c_{stk}, r \mapsto \text{reg}(r)]$
- $(n-1, c_{\text{ret}}) \in \mathcal{V}(W')$
- $(n-1, c_{stk}) \in \mathcal{V}(W')$

then we have that  $(n-1, (\text{reg}', ms'')) \in \mathcal{O}(W')$

*Hyp-Cont If*

- $n' \leq n-2$
- $W'' \sqsupseteq^{pub} \text{revokeTemp}(W)$
- $ms'' :_{n'} \text{revokeTemp}(W'')$
- for all  $r$ , we have that:

$$\text{reg}'(r) \begin{cases} = c_{\text{next}} & \text{if } r = \text{pc} \\ = \text{reg}(r) & \text{if } r \in \overline{r_{\text{priv}}} \\ \in \mathcal{V}(\text{revokeTemp}(W'')) & \text{if } \text{reg}'(r) \text{ is a global capability and } r \notin \{\text{pc}, \overline{r_{\text{priv}}}, r_{stk}\} \end{cases}$$

- $\text{reg}'$  points to stack with  $ms_{stk}$  used and  $ms''_{\text{unused}}$  unused for some  $ms''_{\text{unused}}$

then we have that  $(n', (\text{reg}', ms'' \uplus ms_f \uplus ms_{stk} \uplus ms''_{\text{unused}})) \in \mathcal{O}(W'')$

*Then*

- $(n, (\text{reg}, ms \uplus ms_f \uplus ms_{stk} \uplus ms_{\text{unused}})) \in \mathcal{O}(W)$

17.  $ms \uplus ms_f \uplus ms_{stk} \uplus ms_{act} \uplus ms'_{unused} :_{n-1} W_1$

Here we apply Lemma 61. By assumption 1. we have  $ms :_n \text{revokeTemp}(W)$ . So it suffices to show

$$ms_f \uplus ms_{stk} \uplus ms_{act} \uplus ms'_{unused} :_{n-1} [\iota^{stk}(\text{temp}, ms_{stk} \uplus ms_{act} \uplus ms_f), \iota^{priv}(\text{dom}(ms'_{unused}))]$$

This turns out to be trivial as  $ms_f$ ,  $ms_{stk}$ , and  $ms_{act}$  match the static region.  $ms'_{unused}$  is all zeroes, so it trivially satisfies the  $\iota^{priv}$  region.

18.  $(n-1, \text{reg}'(r_{stk})) \in \mathcal{V}(W_1)$

Use Lemma 57 with 12. and that  $W_1$  has region  $\iota^{priv}(\text{dom}(ms'_{unused}))$ .

19.  $(n-1, c_{ret}) \in \mathcal{V}(W_1)$

To this end let

- 19.1.  $n' < n-1$

- 19.2.  $W_2 \supseteq^{pub} W_1$

be given and show

$$(n', \text{updatePcPerm}(c_{ret})) \in \mathcal{E}(W_2)$$

To this assume

- 19.3.  $n'' \leq n'$

- 19.4.  $(n'', \text{reg}_2) \in \mathcal{R}(W_2)$

- 19.5.  $ms' :_{n''} W_2$

be given and show

$$(n'', (\text{reg}_2[\text{pc} \mapsto \text{updatePcPerm}(c_{ret})], ms')) \in \mathcal{O}(W_2) \quad (14)$$

From 19.2. and 19.5., we can deduce that the memory can be split in the following way:

$$ms' = ms'' \uplus ms_r \uplus ms_{stk} \uplus ms_{act} \uplus ms''_{unused} \uplus ms_f$$

where  $ms''$  is the "permanent" part of memory we get from Lemma 58,  $ms_r$  is the part "revoked" of memory from the same lemma that is not otherwise specified, and  $\text{dom}(ms'_{unused}) = \text{dom}(ms''_{unused})$ . From Lemma 58 we also get

- 19.6.  $ms'' :_{n''} \text{revokeTemp}(W_2)$

Assume  $n''$  is large enough to execute the rest of the `scall` instructions. If  $n''$  is not large enough, then 14 is trivial to show. To show 14 apply Lemma 8 again where  $ms_r$  is the revoked part. Let  $ms'_{frame}$  be given, the execution until just after the `scall` proceeds as follows:

$$(\text{reg}_2[\text{pc} \mapsto \text{updatePcPerm}(c_{ret})], ms' \uplus ms'_{varframe}) \rightarrow_j (\text{reg}_3, ms' \uplus ms'_{frame})$$

where

- 19.7.

$$\text{reg}_3(r) = \begin{cases} c_{next} & r = \text{pc} \\ c_{stk} & r = r_{stk} \\ \text{reg}(r) & r \in \{\overline{r_{priv}}\} \\ \text{reg}_2(r) & \text{otherwise} \end{cases}$$

Let  $W' \sqsupseteq^{pub} W$ ,  $a$ , and  $n' \leq n$  be given and show

$$(n', ((perm, local), base, end, a)) \in \mathcal{E}(W')$$

Consider each of the three cases for  $perm$ :

4.  $perm = rwx$

In this case  $\iota = \iota^{nwl}$ . If we use the FTLR (Theorem 2), then we are done. It suffices to show:

- 4.1.  $(n', (base, end)) \in readCondition(local)(W')$   
Follows from Lemma 33, Lemma 35, and assumption 2..
- 4.2.  $(n', (base, end)) \in writeCondition(\iota^{nwl}, local)(W')$   
Follows from Lemma 36, Lemma 35, and assumption 3..

5.  $perm = rx$

In this case  $\iota = \iota^{nwl}$ . If we use the FTLR (Theorem 2), then we are done. It suffices to show:

- 5.1.  $(n', (base, end)) \in readCondition(local)(W')$   
Follows from Lemma 33, Lemma 35, and assumption 2..
- 5.2.  $(n', (base, end)) \in writeCondition(\iota^{nwl}, local)(W')$   
Follows from Lemma 32, Lemma 36, Lemma 35, and assumption 3..

6.  $perm = rwx$

In this case  $\iota = \iota^{nwl}$ . If we use the FTLR (Theorem 2), then we are done. It suffices to show:

- 6.1.  $(n', (base, end)) \in readCondition(local)(W')$   
Follows from Lemma 33, Lemma 35, and assumption 2..

□

**Lemma 57** (Stack capability in value relation). *If*

- *reg points to stack with  $\emptyset$  used and  $ms$  unused*
- $\exists r. W(r) = \iota^{nwl}(\text{dom}(ms))$

*then*

$$(n, \text{reg}(r_{stk})) \in \mathcal{V}(W)$$

■

*Proof of Lemma 57.* Say

$$\text{reg}(r_{stk}) = c_{stk} = ((rwx, local), base, end, \_)$$

Show

- 1.  $(n, (base, end)) \in readCondition(local)(W)$  :  
Amounts to

$$\iota^{nwl}(\text{dom}(ms)) \stackrel{n}{\lesssim} \iota_{base, end}^{nwl}$$

which is true as they are even equal.

✓ **Lemma 60** (Revoke temporary memory with stack).

$$\begin{aligned} & \forall n, ms, W, reg, r_{stk}, g, base, end, a. \\ & ms :_n W \wedge (n, reg) \in \mathcal{R}(W) \wedge \\ & reg(r_{stk}) = ((rwlx, g), base, end, a) \wedge b \leq e \\ & \exists ms', ms_r. \\ & ms :_n revokeTemp(W) \wedge ms = ms' \uplus ms_r \end{aligned}$$

lem:revoke-temp-stack.

✓ **Lemma 61** (Disjoint memory satisfaction).

$$\begin{aligned} & \forall n. \forall ms, ms', ms''. \forall W, W', W''. \\ & ms'' = ms \uplus ms' \wedge W'' = W \uplus W' \wedge ms :_n W \wedge ms' :_n W' \Rightarrow \\ & \quad \underline{ms \uplus ms'} :_n \underline{W \uplus W'} \end{aligned}$$

*ms''      W''*

Proof of Lemma 61.

✓ **Lemma 62** (Memory satisfaction and static regions).

$$ms :_n [i \mapsto \iota^{sta}(v, ms)]$$

Proof of Lemma 62. *Follows from def.*

✓ **Lemma 63** (Data only memory and standard regions). If

- $\forall a \in \text{dom}(ms). ms(a) \in \mathbb{N}$
- $\iota \in \{\iota^{pub}, \iota^{nw}, \iota^{nw}, \iota^{nw}, p\}$

then

$$ms :_n [i \mapsto \iota^{nw}(\text{dom}(ms))]$$

Proof of Lemma 63. *Trivial, as data always in V.*

#### 5.4.13 Future worlds

**Lemma 64** (World public future world of revoked world).

$$\forall W. revokeTemp(W) \sqsupseteq^{pub} W$$

Proof of Lemma 64. For all  $r$  where  $W(r) = (\text{temp}, s, \phi_{pub}, \phi, H)$ , we have  $revokeTemp(W) = \text{revoked}$ . By the public future region relation we have

$$W(r) = (\text{temp}, s, \phi_{pub}, \phi, H) \sqsupseteq^{pub} revokeTemp(W)(r) = \text{revoked}$$

all other regions remain unchanged, so this follows by reflexivity of the public future region relation.  $\square$



#### 5.4.14 Value relation

**Lemma 70** (Value relation downwards closed).

$$n' \leq n \wedge (n, w) \in \mathcal{V}(W) \Rightarrow (n', w) \in \mathcal{V}(W)$$

*Proof.* By definition of  $\mathcal{V}(W)$  using Lemma 35, 38, 41 and 44. ■

**Lemma 71** (Register relation downwards closed). □

$$n' \leq n \wedge (n, w) \in \mathcal{R}(W) \Rightarrow (n', w) \in \mathcal{R}(W)$$

*Proof.* By definition of  $\mathcal{R}(W)$  using Lemma ?? ■

**Lemma 72** (Value relation monotone wrt  $\sqsupseteq^{pub}$ ). □

$$W' \sqsupseteq^{pub} W \wedge (n, w) \in \mathcal{V}(W) \Rightarrow (n, w) \in \mathcal{V}(W')$$

*Proof of lemma 72.* Follows from Lemma 33, Lemma 36, Lemma 39, and Lemma 42. ■

**Lemma 73.** If

$$(n, w) \in \mathcal{V}(\text{revokeTemp}(W))$$

then

$$(n, w) \in \mathcal{V}(W)$$

*Proof of Lemma 73.* Follows from Lemma 28, Lemma 29, Lemma 30, and Lemma 31. ■

**Lemma 74** (Global capabilities monotone wrt  $\sqsupseteq^{priv}$ ).

$$\begin{aligned} & \forall n, perm, base, end, a, W, W'. \\ & (n, ((perm, global), base, end, a)) \in \mathcal{V}(W) \wedge W' \sqsupseteq^{priv} W \\ & \Rightarrow (n, ((perm, global), base, end, a)) \in \mathcal{V}(W') \end{aligned}$$

*Proof of Lemma 74.* Assume

1.  $perm \notin \{rwl, rwlx\}$
2.  $W' \sqsupseteq^{priv} W$
3.  $(n, ((perm, global), base, end, a)) \in \mathcal{V}(W)$

and show

$$(n, ((perm, global), base, end, a)) \in \mathcal{V}(W')$$

to this end consider the possible cases of  $perm$  and show that each of the necessary conditions hold:

**Only stack is store-local?** A critical assumption is that adversary code has no way to *store* local capabilities except on the stack. The reason that it is fine to store local capabilities on the stack is that the adversary only has a *local* capability to the stack and cannot usefully store that capability anywhere. However, this means that we need to rely on the runtime system of our programming language to be careful when handing out store-local capabilities: only the libc startup code should initialise the stack as store-local and malloc should *not* produce them. This basically means that the libc initialisation code (or whatever component produces the initial stack pointer) is part of our TCB.

**Requirement for clearing the stack** Imagine the following trusted C function:

```
void myfunction(){
    advfunction1();
    advfunction2();
}
```

where `advfunction1()` and `advfunction2()` are adversary functions. In the standard C treatment of the stack, `advfunction2()` would get the same stack pointer as `advfunction1()`. This is supposed to be safe since `advfunction1()` cannot have kept capabilities for the stack after its execution. But what if we require that the two functions have no way of communicating with each other? Concretely, `advfunction1()` has access to some secrets that must not be leaked to `advfunction2()`. How can we prevent `advfunction1()` from storing the secret somewhere on the stack and relying on `advfunction2()` from receiving the same stack pointer where it can read the secret? The most obvious solution seems to be that we should fully clear the stack (overwrite it with zeros) after the return of any adversary function, but this could cause an important overhead. Perhaps the processor should accommodate this with a special instruction that can zero the entire array that a capability points to?

**What do return pointers look like?** An important question is what return pointers look like? Since we want to protect the caller from the callee, it's important that the return pointer is opaque, i.e. an entry pointer. The entry pointer will point to a closure that contains the next instruction to execute, as well as the previous stack pointer. But since stack pointers are local, this means that the return pointer closure should be stored in a region of memory for which we have store-local permission, i.e. on the stack. This means we need the following in our calling convention: before invoking a function, we push the stack pointer and the instruction pointer after invocation on the stack, we construct a return pointer by copying the stack pointer, limiting it to these two entries and making it an entry pointer. Then we shrink the stack pointer to the unused part of the stack and jump.

**Only one-way protection in higher-order settings?** Another important point is that, in a sense, local capabilities provide only one-way protection: the caller is protected from the callee but not vice-versa. Concretely: when invoking a function with some arguments marked as local, the caller is guaranteed that the callee will not have been able to store the capabilities anywhere (except perhaps on the stack, see above). However, the callee seems to have more limited guarantees: Particularly, the caller may have kept its own stack capability and this stack capability may (and typically will) also cover the part of the stack that is "owned" by the callee. In this sense, the guarantees are more limited than in a linear language.

So what does this mean? In a first-order language, this is all fine, but what if we are in a higher-order language. Imagine the following (in some ML-like language):

## 7 Related reading

This is a list of related work that might be interesting to read in the context of this project.

### 7.1 Capability machines

#### 7.1.1 M-Machine

More than 20 years ago, Carter et al. [1994] have described the use of capabilities in the M-Machine. They do seem to have a reference for the instruction set after all [Dally et al., 1995]; it seems like the server was just temporarily down when we were looking for this the first time...

#### 7.1.2 CHERI

The CHERI processor is a much more recent capability machine, described by Woodruff et al. [2014], Watson et al. [2015].

Another result of this project is also CheriBSD: an adaptation of FreeBSD to the CHERI processor.<sup>5</sup> It is not separately described in a published paper, but mentioned in the papers cited above and in some tech reports (see url). This work includes a pure-capability ABI that could provide some interesting examples.

The CHERI team also has a webpage with all of their CHERI-related publications (including TRs and such)<sup>6</sup>.

### 7.2 Logical Relations

Some papers on logical relations that are relevant for this work are the following:

Hur and Dreyer [2011] describe a logical relation between ML and a (standard) assembly language for expressing compiler correctness. Relevant because they target an assembly language, and they use biorthogonality.

Dreyer et al. [2010] describe a logical relation for a ML-like language and use public/private transitions to reason about well-bracketed control flow. Relevant because we are considering to cover an example of enforcing well-bracketed control flow in a capability machine.

Devriese et al. [2016] describe a logical relation for a JavaScript-like language with object capabilities. Relevant because it treats object capabilities, albeit in a JavaScript-like lambda calculus. It also deals with an untyped language, using a semantic unitype.

## References

- Lars Birkedal and Aleš Bizjak. A Taste of Categorical Logic — tutorial notes. <http://cs.au.dk/~birke/modures/tutorial/categorical-logic-tutorial-notes.pdf>, 2014.
- Lars Birkedal, Kristian Støvring, and Jacob Thamsborg. The category-theoretic solution of recursive metric-space equations. *Theoretical Computer Science*, 411(47):4102 – 4122, 2010. ISSN 0304-3975.
- A. Bizjak. Some theorems about mutually recursive domain equations in the category of preordered COFes. Unpublished note. Available at <http://cs.au.dk/~abizjak/documents/notes/mutually-recursive-domain-eq.pdf>, 2017.

---

<sup>5</sup><http://www.cl.cam.ac.uk/research/security/ctsrd/cheri/cheribsd.html>

<sup>6</sup><http://www.cl.cam.ac.uk/research/security/ctsrd/cheri/>