Preferred Device

# **Sensitive Gate Silicon Controlled Rectifiers**

## **Reverse Blocking Thyristors**

Designed primarily for half-wave ac control applications, such as motor controls, heating controls, and power supplies; or wherever half-wave, silicon gate-controlled devices are needed.

#### **Features**

- Sensitive Gate Allows Triggering by Microcontrollers and other Logic Circuits
- Blocking Voltage to 800 Volts
- On-State Current Rating of 8 Amperes RMS at 80°C
- High Surge Current Capability 80 Amperes
- Rugged, Economical TO-220AB Package
- Glass Passivated Junctions for Reliability and Uniformity
- Minimum and Maximum Values of IGT, VGT and IH Specified for Ease of Design
- Immunity to dv/dt − 5 V/µsec Minimum at 110°C
- Pb-Free Packages are Available\*

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) (T <sub>J</sub> = -40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open) MCR8SD MCR8SM MCR8SN	V <sub>DRM</sub> , V <sub>RRM</sub>	400 600 800	V
On-State RMS Current (180° Conduction Angles; T <sub>C</sub> = 80°C)	I <sub>T(RMS)</sub>	8.0	Α
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, T <sub>J</sub> = 110°C)	I <sub>TSM</sub>	80	Α
Circuit Fusing Consideration (t = 8.33 ms)	I <sup>2</sup> t	26.5	A <sup>2</sup> sec
Forward Peak Gate Power (Pulse Width $\leq$ 1.0 $\mu$ s, T <sub>C</sub> = 80°C)	P <sub>GM</sub>	5.0	W
Forward Average Gate Power (t = 8.3 ms, T <sub>C</sub> = 80°C)	P <sub>G(AV)</sub>	0.5	W
Forward Peak Gate Current (Pulse Width $\leq$ 1.0 $\mu$ s, T <sub>C</sub> = 80°C)	I <sub>GM</sub>	2.0	Α
Operating Junction Temperature Range	TJ	-40 to 110	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to 150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. V<sub>DRM</sub> and V<sub>RRM</sub> for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



#### ON Semiconductor®

http://onsemi.com

#### SCRs 8 AMPERES RMS 400 thru 800 VOLTS





#### MARKING DIAGRAM



TO-220AB CASE 221A-09 STYLE 3

= Assembly Location

Y = Year

WW = Work Week

x = D, M, or N

G = Pb-Free Package

AKA = Diode Polarity

PIN ASSIGNMENT			
1	Cathode		
2	Anode		
3	Gate		
4	Anode		

#### **ORDERING INFORMATION**

Device	Package	Shipping
MCR8SD	TO-220AB	50 Units / Rail
MCR8SDG	TO-220AB (Pb-Free)	50 Units / Rail
MCR8SM	TO-220AB	50 Units / Rail
MCR8SMG	TO-220AB (Pb-Free)	50 Units / Rail
MCR8SN	TO-220AB	50 Units / Rail
MCR8SNG	TO-220AB (Pb-Free)	50 Units / Rail

**Preferred** devices are recommended choices for future use and best overall value.

#### THERMAL CHARACTERISTICS

	Characteristic	Symbol	Value	Unit
Thermal Resistance,	Junction-to-Case Junction-to-Ambient	$R_{ heta JC} \ R_{ heta JA}$	2.2 62.5	°C/W
Maximum Lead Tempera	ture for Soldering Purposes 1/8" from Case for 10 Seconds	TL	260	°C

#### FLECTRICAL CHARACTERISTICS (T. = 25°C unless otherwise noted)


Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Peak Repetitive Forward or Reverse Blocking Current (Note 3) $(V_D = Rated\ V_{DRM}\ and\ V_{RRM};\ R_{GK} = 1\ k\Omega)$	T <sub>J</sub> = 25°C T <sub>J</sub> = 110°C	I <sub>DRM</sub> , I <sub>RRM</sub>	_ _	_ _	10 500	μΑ
ON CHARACTERISTICS						
Peak Forward On–State Voltage (Note 2) (I <sub>TM</sub> = 16 A)		V <sub>TM</sub>	-	_	1.8	V
Gate Trigger Current (Continuous dc) (Note 4) $(V_D = 12 \text{ V}; R_L = 100 \Omega)$		I <sub>GT</sub>	5.0	25	200	μΑ
Holding Current (Note 4) (V <sub>D</sub> = 12 V, Gate Open, Initiating Current = 200 mA)		I <sub>H</sub>	-	0.5	6.0	mA
Latch Current (Note 4) $(V_D = 12 \text{ V, I}_G = 200  \mu\text{A})$		ΙL	-	0.6	8.0	mA
Gate Trigger Voltage (Continuous dc) (Note 4) $(V_D = 12 \ V; \ R_L = 100 \ \Omega)$	$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$	V <sub>GT</sub>	0.3	0.65 -	1.0 1.5	V
Gate Non–Trigger Voltage $(V_D = 12 \text{ V}, R_L = 100 \Omega)$	T <sub>J</sub> = 110°C	$V_{GD}$	0.2	_	-	V
DYNAMIC CHARACTERISTICS						
Critical Rate of Rise of Off–State Voltage ( $V_D = 67\% \ V_{DRM}, \ R_{GK} = 1 \ K\Omega, \ C_{GK} = 0.1 \ \mu F, \ T_J = 110^{\circ}C)$		dv/dt	5.0	15	_	V/μs
Critical Rate of Rise of On–State Current IPK = 50 A, Pw = 40 µsec, diG/dt = 1 A/µsec, Igt = 10 mA		di/dt	-	-	100	A/μs


Indicates Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.
 R<sub>GK</sub> = 1000 Ohms included in measurement.
 Does not include R<sub>GK</sub> in measurement.

15

#### **Voltage Current Characteristic of SCR**

Symbol	Parameter
$V_{DRM}$	Peak Repetitive Off State Forward Voltage
I <sub>DRM</sub>	Peak Forward Blocking Current
V <sub>RRM</sub>	Peak Repetitive Off State Reverse Voltage
I <sub>RRM</sub>	Peak Reverse Blocking Current
$V_{TM}$	Peak On State Voltage
IH	Holding Current






P(AV), AVERAGE POWER DISSIPATION (WATTS) dc 12 9 180° 120 90° 6 30 3 3 5 I<sub>T(AV)</sub>, AVERAGE ON-STATE CURRENT (AMPS)

Figure 1. Typical RMS Current Derating

Figure 2. On-State Power Dissipation







Figure 3. Typical On-State Characteristics

Figure 4. Typical Gate Trigger Current versus **Junction Temperature** 



1.0 0.9 8.0 0.7 0.6 0.5 0.4 0.3 0.2 -40 -25 -10 5 20 35 50 65 80 95 110 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 5. Typical Holding Current versus Junction Temperature

Figure 6. Typical Gate Trigger Voltage versus
Junction Temperature





Figure 7. Typical Latching Current versus Junction Temperature

#### PACKAGE DIMENSIONS

TO-220AB CASE 221A-09 ISSUE AA



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
   V14 5M 1992
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION 2 DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 3:

PIN 1. CATHODE 2. ANODE

ANODE
 GATE

ANODE

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.