Systemnahe Informatik Übungsgruppe Xeon Phi

Dominik Walter

Sommersemester 2018

Intel Skylake






Figure: https://en.wikichip.org/wiki/File:skylake_block_diagram.svg

RISCV Pipeline



RISCV Pipeline



Instruction Fetch



Instruction Decode



Execute



Memory



Writeback

