

Newcastle University

A technical report on the design and implementation of an external
flash memory drive using an FPGA controller

Dominic Spence

170335896

A technical report submitted for the degree of BEng in Electrical and Electronic
Engineering

Primary Supervisor: Dr. Alex Bystrov

Secondary Supervisor: Dr. Nick Coleman

21st May 2021

Contents

1. Abstract:	4
2. Introduction:	5
2.1 System Architecture and Specification	6
2.1.1 RS232 Interface	6
2.1.2 Command Interpreter	6
2.1.3 Flash Interface	6
2.2 Aims and Objectives	7
3. Literature review:	8
3.1 Field Programmable Gate Arrays (FPGAs) and HDLs	8
3.2 DE1 Development Board and Quartus II Software	8
3.3 Finite State Machines (FSMs)	8
3.4 Character and Block Devices	8
3.5 Summary	9
4. Theoretical Background:	10
4.1 RS232 Interface	10
4.1.1 Wire Configuration	10
4.1.2 RS232 Data Format	10
4.1.3 RS232 Transmission	11
4.1.4 RS232 Receiver	11
4.1.5 ASCII Characters	11
4.1.6 Baud Rate	12
4.2 Command Interpreter	13
4.2.1 ASCII to Hex Converter	14
4.3 Flash Interface	15
4.3.1 Flash Memory Operation – Read	15
4.3.2 Flash Memory Operation – Write	16
4.3.4 Flash Memory Operation – Erase	18
5. Results:	19
5.1 RS232 Receiver	19
5.2 Command Interpreter	21
5.3 Flash Mode Operations	23
5.3.1 Flash Mode Operation – Read	23
5.3.2 Flash Mode Operation – Erase	25
5.3.3 Flash mode operation - Write	27

5.4 RS232 Transmitter	29
5.5 Complete System Performance.....	31
5.6 System Hardware Implementation.....	32
6. Discussions:	33
6.1 Receiver	33
6.1.1 Receiver Performance	33
6.2 Command Interpreter	33
6.2.1 Command Interpreter Analysis	33
6.2.2 ASCII to Hex Converter Assumptions	33
6.3 Flash Mode Operation – Read	34
6.3.21 Flash Read Operation Performance	34
6.4 Flash Mode Operation – Erase.....	34
6.4.3 Flash Erase Performance Analysis.....	34
6.5 Flash Mode Operation – Write	34
6.5.3 Flash Write Operation Performance	34
6.6 Transmitter.....	35
6.6.2 Transmitter Performance	35
7. Conclusion:	36
8. References:.....	37
9. Appendix:.....	39
9.1 Flash to DE1 Connection Schematics.....	39
9.2 VHDL Code	40
9.3 Calculation of System Performance.....	45

1. Abstract:

This report explores the theory, design, and implementation of an external flash memory drive, using an FPGA controller. The system allows a user to perform read, write, or erase operations upon a flash memory – as requested by an externally connected PC via an RS232 connection. The result is a is fully functioning system in which a user can enter commands into a serial terminal and perform any of the three flash memory operations stated.

The design of the FPGA controller is comprised of three main components: the RS232 communication interface, the command interpreter, and the flash memory interface. Each of these component blocks are designed as individual VHDL processes, analysed within ModelSim-Altera simulations, and implemented onto an Altera DE1 development board.

The success of this project demonstrates the capabilities for the flash memory to be used as a storage medium for an operating system filesystem.

2. Introduction:

The proposed RS232-to-memory communication interface is designed to allow a user to send, receive or erase blocks of data to or from an externally connected flash memory. This is achieved by sending commands through the serial terminal of a standard PC - connected to an Altera DE1 development board via an RS232 serial port. The DE1 development board used as the hardware for the communication interface contains an on-board RS232 port, a Cyclone II FPGA, and a 4MB flash memory device. The design of the system is coded using VHDL within Quartus II and is synthesized onto the DE1 hardware.

This RS232-to-memory communication interface has the capabilities to be used within many industrial computing systems as it allows a serial device to access data blocks within a memory. By nature, serial devices operate as character devices, meaning data is accessed sequentially byte-by-byte and as such cannot be mounted as a filesystem. By implementing this interface as a block device, an arbitrary filesystem can be created to act as the building blocks of an operating system [1].

This project also has the capabilities to extend to the use of wireless data storage access by implementing an RFCOMM-to-memory interface to allow Bluetooth data transfers instead of through a wired RS232 connection. This was originally planned, however, due to the current climate at the time of writing this, the COVID-19 pandemic has restricted the access of Bluetooth-enabled FPGA boards, thus a wired connection was used. In future developments, this could be easily altered, as the baseline functionality between the RFCOMM and RS232 interfaces are very similar.

2.1 System Architecture and Specification

Figure 1 shows the physical hardware block diagram of the system.




Figure 1: Hardware block diagram of serial-to-memory communication channel

2.1.1 RS232 Interface

The entire system can be broken down into three main sections. The first section is the RS232 interface between the serial device – in this case, a standard PC - and the FPGA. Due to the nature of serial communication, data is transmitted sequentially bit by bit down a single wire. Therefore, for the system to recognise and understand valid bytes of data, an interface is created between the two devices. This is achieved by implementing a UART (Universal Asynchronous Receiver/Transmitter) within the FPGA that drives the RS232 channel. Once this interface is designed, the PC can transmit and receive bytes of data that are used to control the flash operations.

2.1.2 Command Interpreter

Secondly, once the FPGA can receive bytes of data, they need to be manipulated for the system to understand the correct flash mode of operation desired by the user. If a user wanted to read a byte from a certain memory location, the system would need an architecture in place to decipher how the inputs correlate to each various mode of operation. For example, if a user entered “rAAAAAA” into the serial terminal, the system needs to know to perform a read operation upon memory location hex AAAAAA.

2.1.3 Flash Interface

The final section of the system architecture requires another interface between the FPGA and the flash memory - to store, retrieve or erase the bytes of data requested by the user. This is achieved by creating a VHDL process to understand the results of the command interpreter

and generate the required timing signals that activate the requested mode of operation on the flash memory.

2.2 Aims and Objectives

The aims and objectives for this technical report and project are stated below.

Aims:

- To design and implement an RS232 interface between a serial device and an FPGA that can transmit and receive bytes of data.
- To design and implement a command interpreter that responds to user inputs and selects the requested flash mode of operation.
- To design and implement a flash interface that generates the required timing signals to activate read, write, or erase modes of operation on the flash memory.
- To have a fully functioning communication interface between a serial device and a flash memory that allows users to send, receive or erase blocks of data within the memory.

Objectives:

- Create a VHDL process to emulate an RS232 interface within Quartus II and simulate the design within ModelSim-Altera.
- Implement this VHDL code onto the FPGA and verify the functionality of the interface.
- Create a VHDL program to respond to the incoming bytes and format an architecture to select the correct flash mode of operation.
- Simulate and implement a VHDL code that can successfully perform the three separate read, write and erase flash modes.
- Combine each of the three system architectures into one VHDL program and test the functionality of the entire system.

Further on in this report, the communication protocols and designs used within each section are explained in more detail within the theoretical background section of the report. The implementation and results of these methods are displayed in the results section, and the results are analysed within the discussion section of the report. Finally, the report is concluded by summarising the performance of the fully operational system.

3. Literature review:

The general concepts and theories surrounding this project are mostly well understood, and due to the nature of the unique specification, there is limited research directly relevant to this specific design. The following section is therefore an overview of sources that provide material relevant to the design-specific elements.

3.1 Field Programmable Gate Arrays (FPGAs) and HDLs

FPGAs (Field Programmable Gate Arrays) are semiconductor devices that contain thousands or even millions of individual transistors, each connected by programmable interconnects that form basic configurable logic blocks. These logic blocks and interconnects can be continuously reprogrammed using a hardware description language - such as VHDL or Verilog - to perform complex functions without the need to physically solder wires or components [2]. As mentioned, VHDL is a high-level hardware description language that is written conventionally within software to simulate and program the physical logic blocks, gates, and interconnects of the FPGA [3]. One major benefit to this method of design is that the software simulating the VHDL design will automatically take care of interconnect routing, placement, and timings which eliminates a lot of design analysis [4].

3.2 DE1 Development Board and Quartus II Software

The board used within this project is an Altera DE1 development board which contains a multitude of hardware components that can be configured by synthesizing a VHDL code within the design software called Quartus II. More importantly, the board contains a built-in RS232 port, a Cyclone II FPGA, and a 4MB flash memory [5]. Obtaining and designing on this board means there is no need to buy and solder individual components as each component is already connected to the FPGA. This means that the entire design can be completed within the Quartus II software and synthesized onto the onboard FPGA. The DE1 schematics and signal connections can be found as figure 25 in the appendix.

3.3 Finite State Machines (FSMs)

As with all software development, there are various methods of coding that can be used to perform the same functionality. Although there is no current literature as to how a digital hardware system should be designed using VHDL, a common, efficient method is to use FSMs [6]. FSMs are computational models that are used to control sequential logic within a design - consisting of multiple states and transitions that regulate logical operations [7]. In Moore FSMs commands are executed based upon their current state to control the logical flow of the program and prevent any signal contentions.

3.4 Character and Block Devices

In computing systems, almost every peripheral device is controlled by a code that operates a specific piece of hardware. These codes are called device drivers and are required so the systems knows exactly how to interface and communicate with the device [8]. Typically, the majority of devices are either character devices or block devices. Character devices are generally thought of as devices that transmit data by communicating with the driver as a stream of sequential bytes. Such examples include graphics displays and serial ports – which will be used within this design. Block devices are generally devices that store data and are accessed a block at a time, with the minimum block size of a Linux system consisting of 512

bytes [9]. This project is the design of a driver that can accept inputs from a serial RS232 character device and operate the flash memory as a block device.

3.5 Summary

The review has presented an overview of the theory of low-level computer system architecture and the various protocols and interfaces required to implement an external flash memory drive. The specific hardware and specification have also been reviewed and confirmed to be the most suitable for this design.

4. Theoretical Background:

Figure 2 shows the refined system block diagram, designed to meet the requirements of the specification. The dashed lines represent each of the three components of design. The blue blocks represent each of the VHDL processes that are combined and implemented onto the FPGA.




Figure 2: Block diagram of entire system

4.1 RS232 Interface

The first component of the system is an RS232 interface between the serial device and the FPGA. As mentioned, RS232 is a bidirectional asynchronous serial communication interface that sequentially transmits bits of data down a single line to form byte-by-byte transmission of data – at a speed represented by the selected baud rate.

4.1.1 Wire Configuration

For the most basic configuration of a bidirectional RS232 interface, there is a requirement for three wires - Tx, Rx, and GND [10]. These wires represent the transmit, receive, and reference ground signals respectively.




Figure 3: Wiring diagram for the most basic configuration of an RS232 system

4.1.2 RS232 Data Format

As serial communication is often used to transmit data between a variety of different devices, each will have its own clock reference, therefore there is no common clock shared to synchronise the data transfer. For this reason, an asynchronous protocol is used, requiring the stream of data to contain a start and stop bit to act as the synchronization between both devices, meaning that each frame contains of 1 start bit, 8 data bits, and 1 stop bit [11].

4.1.3 RS232 Transmission

When no data is being sent, the line is set at a logic high and idles. When data is to be sent, the line is first pulled down to logic low for 1 bit period to act as the start bit - this informs the receiver that a sequence of data bits is about to follow and allows synchronisation. The data bits are then transmitted sequentially with the least significant bit (LSB) first by setting the line logic high or low, respective to the data bit binary value. Lastly, the line is driven logic high for another bit period to indicate to the receiver that the transmission of the byte has ended. This can be seen in the transmission of ASCII character 'r' in the figure below.




Figure 4: RS232 Transmission of ASCII character ‘r’

4.1.4 RS232 Receiver

Similar to the transmitter, when operating as a receiver, the Tx line is monitored and waits for the initial start bit – indicated by a logic low signal for 1 bit period. Once this has been detected, the receiver counts to the midbit of the first data bit and stores the logical state of the line. This is repeated for the remaining 8 data bits and the system returns to idle, waiting for the start of the next byte [12].




Figure 5: RS232 Data Frame and Receiver

4.1.5 ASCII Characters

For systems to understand transmitted bytes, the 8-bits are represented as ASCII characters. ASCII characters assign every possible letter, number, and character as a stream of 8 binary bits, allowing the possibility of:

$2^8 \equiv 256$ Combinations (j)

For example, as can be seen in the ASCII table, the character ‘r’ is assigned the decimal number 114, equivalent to hex x72, or binary “01110010”.

Dec	Hx	Oct	Char	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr
0	0 000		NUL (null)	32	20	040	 	Space	64	40	100	@	 	96	60	140	`	`
1	1 001		SOH (start of heading)	33	21	041	!	!	65	41	101	A	A	97	61	141	a	a
2	2 002		STX (start of text)	34	22	042	"	"	66	42	102	B	B	98	62	142	b	b
3	3 003		ETX (end of text)	35	23	043	#	#	67	43	103	C	C	99	63	143	c	c
4	4 004		EOT (end of transmission)	36	24	044	$	\$	68	44	104	D	D	100	64	144	d	d
5	5 005		ENQ (enquiry)	37	25	045	%	%	69	45	105	E	E	101	65	145	e	e
6	6 006		ACK (acknowledge)	38	26	046	&	&	70	46	106	F	F	102	66	146	f	f
7	7 007		BEL (bell)	39	27	047	'	!	71	47	107	G	G	103	67	147	g	g
8	8 010		BS (backspace)	40	28	050	((72	48	110	H	H	104	68	150	h	h
9	9 011		TAB (horizontal tab)	41	29	051))	73	49	111	I	I	105	69	151	i	i
10	A 012		LF (NL line feed, new line)	42	2A	052	*	#	74	4A	112	J	J	106	6A	152	j	j
11	B 013		VT (vertical tab)	43	2B	053	+	+	75	4B	113	K	K	107	6B	153	k	k
12	C 014		FF (NP form feed, new page)	44	2C	054	,	,	76	4C	114	L	L	108	6C	154	l	l
13	D 015		CR (carriage return)	45	2D	055	-	-	77	4D	115	M	M	109	6D	155	m	m
14	E 016		SO (shift out)	46	2E	056	.	.	78	4E	116	N	N	110	6E	156	n	n
15	F 017		SI (shift in)	47	2F	057	/	/	79	4F	117	O	O	111	6F	157	o	o
16	10 020		DLE (data link escape)	48	30	060	0	0	80	50	120	P	P	112	70	160	p	p
17	11 021		DCL (device control 1)	49	31	061	1	1	81	51	121	Q	Q	113	71	161	q	q
18	12 022		DC2 (device control 2)	50	32	062	2	2	82	52	122	R	R	114	72	162	r	r
19	13 023		DC3 (device control 3)	51	33	063	3	3	83	53	123	S	S	115	73	163	s	s
20	14 024		DC4 (device control 4)	52	34	064	4	4	84	54	124	T	T	116	74	164	t	t
21	15 025		NAK (negative acknowledgement)	53	35	065	5	5	85	55	125	U	U	117	75	165	u	u
22	16 026		SYN (synchronous idle)	54	36	066	6	6	86	56	126	V	V	118	76	166	v	v
23	17 027		ETB (end of trans. block)	55	37	067	7	7	87	57	127	W	W	119	77	167	w	w
24	18 030		CAN (cancel)	56	38	070	8	8	88	58	130	X	X	120	78	170	x	x
25	19 031		EM (end of medium)	57	39	071	9	9	89	59	131	Y	Y	121	79	171	y	y
26	1A 032		SUB (substitute)	58	3A	072	:	:	90	5A	132	Z	Z	122	7A	172	z	z
27	1B 033		ESC (escape)	59	3B	073	;	:	91	5B	133	[[123	7B	173	{	{
28	1C 034		FS (file separator)	60	3C	074	<	<	92	5C	134	\	\	124	7C	174	|	
29	1D 035		GS (group separator)	61	3D	075	=	=	93	5D	135]]	125	7D	175	}	}
30	1E 036		RS (record separator)	62	3E	076	>	>	94	5E	136	^	_	126	7E	176	~	~
31	1F 037		US (unit separator)	63	3F	077	?	?	95	5F	137	_	-	127	7F	177		DEL

Figure 6: ASCII Character Table [13]

Figure 5 shows a typical waveform diagram for the transmission of character ‘r’.

4.1.6 Baud Rate

As mentioned, the baud rate is a parameter that determines the speed of data transfer within serial communication. This rate specifies the number of signal changes that can occur every second. If the two communicating devices have a mismatch in bauds, then they could be sampling the bits at different rates which would result in incorrect data being transmitted or received [14].

$$\text{Bit rate (b/s)} = \text{Baud Rate (su/s)} \times \text{Number of Bits per Baud} \text{ (ii)}$$

The DE1 development board used within this project has a baud rate of up to 115200 [5]. As only binary signals are used, the bit rate is equal to the baud rate, meaning 115200 bits can be transmitted every second down the line. This can then be used to find the bit period of a signal, to determine how long the system should set each bit of the signal for. This is dependent on the internal clock used within the device which is a 50MHz oscillator. Thus, the bit period is calculated as:

$$\text{Bit period} = \frac{\text{Clock Frequency(Hz)}}{\text{Baud Rate (bps)}} = \frac{50 \times 10^6}{115200} = 434 \text{ clock cycles or } 8.68\mu\text{s} \text{ (iii)}$$

As each byte of received data requires 10 bits (1 start & stop + 8 data bits), the theoretical maximum data rate can be calculated as:

$$\text{Theoretical Maximum Data Rate (bytes/second)} = \frac{\text{Bit Rate}}{\text{Bits Transmitted per Byte}} = \frac{115200 \text{ bps}}{10} = 11520 \text{ bytes/second} \text{ (iv)}$$

This is used in the analysis of the results to compare the performance of the communications interface to the theoretical maximum speed.

4.2 Command Interpreter

The second component of the design is the command interpreter. This component is required to format the user inputs and select the correct flash operation. This is done using a finite state machine within the VHDL code that transitions between each flash state, dependent on the user request. Figure 7 shows the pseudocode flowchart for how the command interpreter operates and figure 8 shows the command format that is to be implemented by the user.




Figure 7: Pseudocode for command interpreter

Command	Input via serial monitor	Explanation of format
Read	‘rXXXXX’	‘r’ followed by 5 hex characters for address to be read from
Erase	‘eXXXXX’	‘e’ followed by 5 hex characters for address of location to erase
Write	‘wXXXXXXYY’	‘w’ followed by 5 address characters for address of write location, followed by 2 extra hex characters for the byte of data to be written into memory

Figure 8: Commands to be entered into serial monitor

4.2.1 ASCII to Hex Converter

The bytes of data received by the RS232 interface are not naturally formatted correctly in their ASCII binary state. This is because the flash memory operates using hexadecimal values, not their ASCII equivalents. Therefore, if a user wanted to address location “AAAAA” in the memory, the flash device would expect xAAAAA or “1010101010101010”. Whereas “AAAAA” entered through the serial interface would transmit the ASCII equivalent of x4141414141. Hence, an ASCII to Hex converter is required within the VHDL code as a subsystem of the command interpreter.

4.3 Flash Interface

As can be seen from the pseudocode flowchart, the system initially checks the user's first input and moves through each branch independently, moving into whichever flash state is requested. To create an interface between the FPGA and the flash memory, VHDL processes are designed within each flash mode state to recreate the signal timing diagrams as per the datasheet requirements. The flash device used is an S29AL032D70TFI04 meaning it runs under speed option 70 in the datasheet tables below.

4.3.1 Flash Memory Operation – Read

To perform a read operation, each individual flash signal seen in figure 9 must be recreated within the timing constraints seen in the table above and the user-requested address is to be set onto the address wires. If these conditions are met, the byte of data within the memory becomes valid at the output of the data bus.

Read Operations

Parameter		Description	Test Setup		Speed Options		Unit
JEDEC	Std			70	90		
t_{AVAV}	t_{RC}	Read Cycle Time (Note 1)		Min	70	90	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	$CE\# = V_{IL}$ $OE\# = V_{IL}$	Max	70	90	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$OE\# = V_{IL}$	Max	70	90	ns
t_{GLOV}	t_{OE}	Output Enable to Output Delay		Max	30	35	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Note 1)		Max	25	30	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Note 1)		Max	25	30	ns
t_{OEH}		Output Enable Hold Time (Note 1)	Read	Min	0		ns
			Toggle and Data# Polling	Min	10		ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First (Note 1)		Min	0		ns

Notes:

1. Not 100% tested.
2. See Figure 12, on page 48 and Table 19 on page 48 for test specifications.




Figure 9: Read operation timing constraints and signal waveforms [15]

4.3.2 Flash Memory Operation – Write

To perform a write operation, a 4-cycle command sequence is required - which entails writing a stream of data values into specific address locations in the memory. On the final cycle, the user entered data is written into the specified address location. This sequence can be found in the ‘Program’ row of the table in figure 10.

Table I7. S29AL032D Command Definitions — Models 03, 04

Command Sequence (Note 1)	Cycles	Bus Cycles (Notes 2–5)											
		First		Second		Third		Fourth		Fifth		Sixth	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 6)	1	RA	RD										
Reset (Note 7)	1	XXX	F0										
Autoselect (Note 8)	Manufacturer ID	Word	4	555	AA	2AA	55	555		90	X00	01	
	Byte			AAA		555		AAA					
	Device ID, Model 03	Word	4	555	AA	2AA	55	555		90	X01	22F6	
	Byte			AAA		555		AAA			X02	F6	
	Device ID, Model 04	Word	4	555	AA	2AA	55	555		90	X01	22F9	
	Byte			AAA		555		AAA			X02	F9	
	Secured Silicon Sector Factory Protect Model 03, (Note 9)	Word	4	555	AA	2AA	55	555		90	X03		8D/0D
	Byte			AAA		555		AAA			X06		
	Secured Silicon Sector Factory Protect Model 04, (Note 9)	Word	4	555	AA	2AA	55	555		90	X03		9D/1D
	Byte			AAA		555		AAA			X06		
	Sector Protect Verify (Note 10)	Word	4	555	AA	2AA	55	555		90	(SA) X02	XX00	
	Byte			AAA		555		AAA			(SA) X04	00	
	Enter Secured Silicon Sector Region	Word	3	555	AA	2AA	55	555		88			
	Byte			AAA		555		AAA					
	Exit Secured Silicon Sector Region	Word	4	555	AA	2AA	55	555		90	XXX	00	
	Byte			AAA		555		AAA					
	CFI Query (Note 11)	Word	1	55	98								
	Byte			AA									
	Program	Word	4	555	AA	2AA	55	555		A0	PA	PD	
	Byte			AAA		555		AAA					
	Unlock Bypass	Word	3	555	AA	2AA	55	555		20			
	Byte			AAA		555		AAA					
	Unlock Bypass Program (Note 12)	2	XXX	A0	PA	PD							
	Unlock Bypass Reset (Note 13)	2	XXX	90	XXX	00							
	Chip Erase	Word	6	555	AA	2AA	55	555		80	555		2AA
	Byte			AAA		555		AAA			AAA	55	555
	Sector Erase	Word	6	555	AA	2AA	55	555		80	555		2AA
	Byte			AAA		555		AAA			AAA	55	55
	Erase Suspend (Note 14)	1	XXX	B0									SA
	Erase Resume (Note 15)	1	XXX	30									30

Figure 10: Flash memory command sequence definitions [15]

The write cycles are performed by replicating the waveforms as seen in figure 11. This requires having a separate VHDL process control the required flash signals and place the user inputted data and address values into the final cycle of the command sequence. If this is performed within the timing constraints, the device will write the entered data into the memory.

Erase/Program Operations

Parameter	JEDEC	Std	Description		Speed Options		Unit
					70	90	
t_{AVAV}	t_{WC}		Write Cycle Time (Note 1)	Min	70	90	ns
t_{AVWL}	t_{AS}		Address Setup Time	Min	0	0	ns
t_{WLAX}	t_{AH}		Address Hold Time	Min	45	45	ns
t_{DVWH}	t_{DS}		Data Setup Time	Min	35	45	ns
t_{WHDX}	t_{DH}		Data Hold Time	Min	0	0	ns
t_{OES}			Output Enable Setup Time	Min	0	0	ns
t_{GHWL}	t_{GHWL}		Read Recovery Time Before Write (OE# High to WE# Low)	Min	0	0	ns
t_{ELWL}	t_{CS}		CE# Setup Time	Min	0	0	ns
t_{WHEH}	t_{CH}		CE# Hold Time	Min	0	0	ns
t_{WLWH}	t_{WP}		Write Pulse Width	Min	35	35	ns
t_{WHWL}	t_{WPH}		Write Pulse Width High	Min	30	ns	
$t_{SR/W}$			Latency Between Read and Write Operations	Min	20	ns	
t_{WHWH1}	t_{WHWH1}		Programming Operation (Note 2)	Byte	Typ	9	
				Word	Typ	11	μs
t_{WHWH1}	t_{WHWH1}		Accelerated Programming Operation, Word or Byte (Note 2)	Typ	7		μs
t_{WHWH2}	t_{WHWH2}		Sector Erase Operation (Note 2)	Typ	0.7		sec
t_{VCS}	V_{CC}		Setup Time (Note 1)	Min	50		μs
t_{RB}			Recovery Time from RY/BY#	Min	0		ns
t_{BUSY}			Program/Erase Valid to RY/BY# Delay	Max	90		ns

AC Characteristics




Figure 11: Write operation timing constraints and signal waveforms [15]

4.3.2.1 Tri-state Data Bus Buffer

As the system is using the data wires to read in and write out, a tri-state buffer is required for the data bus to allow bidirectional functionality. By having a tri-state buffer, it ensures that only one direction can drive the bus at any one time, therefore at all other times, the line is driven to high impedance and eliminates any bus contentions [14].

Symbol	Truth Table												
 Input → En → Output	<table border="1"> <thead> <tr> <th>En</th><th>Input</th><th>Output</th></tr> </thead> <tbody> <tr> <td>0</td><td>X</td><td>Hi-Z</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	En	Input	Output	0	X	Hi-Z	1	0	0	1	1	1
En	Input	Output											
0	X	Hi-Z											
1	0	0											
1	1	1											

Figure 12: Diagram and truth table for [16]

4.3.4 Flash Memory Operation – Erase

To perform an erase operation, a 6-cycle command sequence is used similarly to the write operation. This sequence can be found under the ‘Sector Erase’ row within figure 10 and enables a user to clear the entire contents of a 64kb sector. This is especially useful as data cannot be overwritten once set, therefore, if a user wants to change a specific byte in an address location, they must first erase the sector and rewrite the byte.

Analogous to the write operation, the flash signals are to be controlled via a separate VHDL process in which the objective is to replicate the waveforms seen in figure 13. If this is done correctly, ensuring the timing constraints are not exceeded, the user is able to erase the entire contents of a memory sector and reset all values back to default bytes of “11111111”.

AC Characteristics




Figure 13: Erase operation signal waveforms [15]

5. Results:

5.1 RS232 Receiver

The VHDL code for the RS232 receiver can be located as figure 26 in the appendix. A simulation of the code within ModelSim-Altera produces the waveform diagram seen in figure 14.

This figure shows the finite state machine, *Rx_state*, transitioning through each of the receiver states in response to the logical values on the *Rx* line. As per the theory in section 4.1, the system waits for the line to drop - indicating the start bit - and uses the *rx_clk_counter* to count 434 clock cycles to the middle of each of the next 8 data bits. At the middle of each data bit, the logical value of the line is stored in the *current_rx_byte* array. Once all 8 bits have been set within the *current_rx_byte* signal, the byte is copied into the *RxBuffer* and stored for later processing.

The simulation suggests, the time taken to move through the entire FSM and read one byte of data is 87us.




Figure 14: Simulated results for RS232 receiver

5.2 Command Interpreter

The receiver and ASCII to hex conversion VHDL processes are combined and simulated within ModelSim-Altera. The VHDL code can be found as figure 27 in the appendix.

Figure 15 shows the receiver read in 8 consecutive bytes of data via the *Rx* line and store them within the *RxBuffer* as per the results in section 5.1. Once all 8 bytes have been received, the *rx_inputs_complete* flag is set, and the ASCII bytes in *RxBuffer[1] – RxBuffer[7]* are converted into the equivalent hexadecimal values using a series of IF statements. The equivalent values are then stored within the *HexBuffer* and the *conversion_complete* flag is triggered.

One important result to note is the time between the *rx_inputs_complete* flag and the *conversions_complete* flag, t_{cc} . This time is basically negligible in comparison to the time taken to receive a command, t_c , emphasising the dominance of the receiver in the system throughput.




Figure 15: Simulated results for receiving a write command and converting the ASCII user inputs to Hex equivalents.

5.3 Flash Mode Operations

Once the command interpreter has finished the conversion process, the flash state FSM selects the requested flash mode operation – as per the ASCII value in *RxBuffer[0]* - and executes the signal responses explored within the background theory of section 4.3.

5.3.1 Flash Mode Operation – Read

Figure 16 shows the simulation of the VHDL code whilst undergoing a read operation. This code can be found as figure 28 in the appendix.

The receiver firstly reads in the user inputs and performs the conversion as discussed in section 5.2. The system then checks the value in *RxBuffer[0]*. As this value is “01110010” or ASCII ‘r’, it indicates to the system that the user wants to perform a read operation and thus moves the *Flash_state* FSM into the *Read* state. While in the read state, the FPGA executes the relevant flash signal logic as per the background theory explained in section 4.3.1. The most important feature in figure 16 is the point at which the contents of the *flash_data* signal are copied across to *Tx_output_byte*, 2 clock cycles after the OE signal goes low. This confirms that in simulation, the system can successfully retrieve contents of the flash memory.

The read cycle time, t_{rc} (80ns) is the time taken to perform the read operation on the flash memory. Time, t_{roc} (160ns) is the read operation complete time, which equates the time taken for the system to move through the entire read FSM cycle, complete the read operation and return to an idle state.




Figure 16: Simulated results for read operation

5.3.2 Flash Mode Operation – Erase

Figure 17 shows the simulation results of the system undergoing an erase operation. The VHDL code can be found as figure 28 in the appendix.

The receiver firstly reads the inputs and completes the hex conversion identically that of the read operation. However, as input 1 in the *RxBuffer[0]* is “01100101” or ASCII character ‘e’, the flash FSM moves into the *Erase* state and sets the flash *Reset*, *OE* and *WE* signals to the correct initial values. The 6-cycle erase sequence - explained in section 4.3.4 - is then observed, comprising of 5 unlock cycles and a 6th sector address cycle in which the user-selected sector is inserted onto the *flash_address* wires. The entire erase process from the conversions completed pulse to the *Flash_state* FSM returning to idle takes 23 clock cycles – equivalent to 460ns.




Figure 17: Simulated results for erase operation

5.3.3 Flash mode operation - Write

Figure 18 shows the results of a ModelSim-Altera simulation whilst the system undergoes a write operation. The VHDL code for this process can be found as figure 28 in the appendix.

The simulated waveform in figure 18 completes the exact same receive and convert processes as discussed in the two previous flash operations. The system checks the contents of the *RxBuffer[0]* for a ‘w’ and transitions the *Flash_state* FSM into the *Write* state. While in the write state, the VHDL code is designed to set the flash signals as per the 4-cycle command sequence explained within section 4.3.2. On the final write cycle, the user inputted data and addresses are set onto the *flash_data* and *flash_address* wires respectively, and the byte of data is written into the memory.

The time taken to complete this entire write operation takes 16 clock cycles – equivalent to 320ns.




Figure 18: Simulated results for write operation

5.4 RS232 Transmitter

Once the FPGA has successfully completed the requested operation, the transmitter VHDL process is triggered to return either; a success message for an erase or write operation or the requested byte of data from a read operation. Below is the simulated waveform of the transmitter responding to a read operation. The VHDL process can be found as figure 29 in the appendix.

Figure 19 shows the system responding to a requested read operation. In response to this request the transmitter FSM *Tx_state* transitions through *Idle*, *Start*, *Data* and *Stop* states and transmits an array of bytes by setting the output of the *Tx* line in accordance with the theory stated in section 4.1. The array of bytes transmitted, *current_read_message*, consists of the read data from memory, *Tx_output_byte*, followed by the ASCII byte equivalent values for “Read complete!”. Success messages for write and erase requests were also stored within separate arrays and transmitted upon a successful write or erase operation.

The time taken to transmit the requested byte of data, t_{td} , is 87us whilst the total time taken to transmit the byte of data plus the success message, t_{tm} , is approximately 1.65ms.




Figure 19: Simulated waveform for transmitting results of a read operation

5.5 Complete System Performance

The table below shows the system performance for each of the 3 flash modes of operation without the additional success messages. The calculations for these timings can be found in the appendix in section 9.3.

Operation	Time taken receive command, T_c (us)	T_c as a percent age of T_t (%)	Time taken to perform flash operation, T_o (ns)	T_o as a percen tage of T_t (%)	Time taken to transmit result, T_r (us)	T_r as a percen tage of T_t (%)	Total time for entire operatio n, T_t (us)
Read	522	85.69	160	0.026	87	14.28	609.16
Erase	522	99.91	460	0.088	X	-	522.46
Write	696	99.95	320	0.046	X	-	696.32

Figure 20: Performance timings for each mode of operation

Figure 21 visualises the effect that each component has on the throughput of the system. As can be seen, the transmitter and receiver account for over 99% of the completion time of each operation and thus demonstrates the dominance these components have on the performance of the system.




Figure 21: Throughput diagrams for each operation

5.6 System Hardware Implementation

To test the functionality of the entire system, each of the previously simulated VHDL processes are combined into one script, and the code is synthesized onto the DE1 development board. The board is then connected to the PC via an RS232 connection and a serial terminal is opened on the PC. The combined entire VHDL script is found within the appendix.

Firstly, before any read or write operations are executed, the sector AAAAA is erased by typing “eAAAAAA” into the serial terminal. Figure 22 shows the response from the transmitter.



The screenshot shows a terminal window titled "COM3 - Tera Term VT". The menu bar includes File, Edit, Setup, Control, Window, and Help. The main text area displays the message "Erase complete!".

Figure 22: System response to an erase operation

Secondly, an arbitrary byte, x4C, or ASCII “L” is written into the memory address AAAAA by typing the command “wAAAAAA4C”. The system responded with a write success message as seen in figure 23.



The screenshot shows a terminal window titled "COM3 - Tera Term VT". The menu bar includes File, Edit, Setup, Control, Window, and Help. The main text area displays the messages "Erase complete!", "Write complete!", and "L".

Figure 23: System response to a write operation

Lastly, to confirm the byte has been successfully written, it is then read out using the command “rAAAAAA”. As can be seen from figure 24, the system successfully reads out the correct byte, demonstrating the success of the entire functionality of the system.



The screenshot shows a terminal window titled "COM3 - Tera Term VT". The menu bar includes File, Edit, Setup, Control, Window, and Help. The main text area displays the messages "Erase complete!", "Write complete!", "L", and "Read complete!".

Figure 24: System response to a read operation

6. Discussions:

6.1 Receiver

6.1.1 Receiver Performance

From the receiver simulation timings in figure 14, the system took approximately 87us to successfully receive and process 10 bytes of data and return to an idle state. This indicates that in theory, the system could operate at a maximum rate of :

$$\text{Data Rate (bytes/second)} = \frac{1}{\text{Bit Period}} = \frac{1}{87 \times 10^{-6}} = 11494.3 \text{ bytes/second (v)}$$

in comparison to the theoretical maximum of 11520 bytes per second calculated in equation iv. This means that the interface is operating at an efficiency of approximately 99.78%. The 0.22% loss is likely due to various signal overheads within the VHDL code such as state transitions and signal resets. This high receiver efficiency is extremely important as figure 21 illustrates the dominance the receiver has on the performance of the entire system. Therefore, the high receiver efficiency indicates that the system is operating at almost full capacity.

6.2 Command Interpreter

6.2.1 Command Interpreter Analysis

The simulation shows that time taken to complete the ASCII to hex conversion is negligible in comparison to the time taken for the RS232 receiver to receive a command, thus the interpreter will have little to no impact on the performance of the system.

6.2.2 ASCII to Hex Converter Assumptions

One assumption that should be made is that the user operating the system should understand the format of the commands they are entering. For example, when requesting flash operations, the user must address the locations using hexadecimal values. If a user types a non-hex character such as a “K”, this will be stored as x0 and could generate errors. Therefore, the user must correctly input valid hex addresses for the system to work. With an extension on the scope of this project, a user interface could have been created to transmit the data to the FPGA which could have included an input error mechanism. For this project however, it is assumed that the user knows the input format.

If this is assumed, then figure 15 demonstrates that the command interpreter successfully converts the ASCII bytes to the respective hex value and thus contributes to the aims and objectives stated in the introduction.

6.3 Flash Mode Operation – Read

6.3.21 Flash Read Operation Performance

In terms of performance, the read simulation can be analysed in comparison to the datasheet timing requirements of the flash memory read operation. As observed in figure 9 within the background theory, the datasheet states that an entire read cycle time, t_{rc} , takes a minimum of 70ns with the most notable delay being the OE to valid output delay, t_{oe} , being a maximum time of 30ns.

From the simulated waveform in figure 16, it can be seen that the read cycle time between setting the address wires and producing a valid output took 80ns - in comparison to the minimum timing constraint of 70ns stated on the datasheet. This appears to be an efficient design, however, does not account for the additional time taken to move through the FSM and reset the system for subsequent operations. This time, t_{roc} , was 160ns however, as mentioned before and shown in figure 21, this time is negligible in comparison to the processing time of the RS232 receiver, therefore has no major impact on the performance of the system.

6.4 Flash Mode Operation – Erase

6.4.3 Flash Erase Performance Analysis

Figure 17 shows the simulated timings of an entire sector erase process lasting 460ns. The minimum possible time taken for this 6-cycle process can be calculated using the timing constraints in figure 13. If the minimum time taken for 1 write cycle is 70ns then, the fastest execution for a 6-cycle process would be 420ns. This infers that the simulation is approximately 91% efficient when performing flash erase operations. However, as previously mentioned and shown within the table of figure 20, the time taken to complete the flash signals is only 0.088% of the entire time of the entire operation. Therefore, the efficiency of the erase process is sufficient to not hinder the performance of the system and thus meets a portion of the third aims and objectives stated within the introduction.

6.5 Flash Mode Operation – Write

6.5.3 Flash Write Operation Performance

The timing requirements in figure 11 state that each write cycle takes a minimum of 70ns, meaning a 4-cycle operation command sequence such as a write operation should take a minimum of 280ns. The entire write process within the simulation in figure 18 took 320ns to complete - which implies that the write operation is 87.5% efficient. Once again - as shown in the table of figure 20 - this performance is virtually negligible as it only accounts for 0.046% of the entire write operation timings. Therefore, the efficiency of this process is sufficient and successfully meets aims and objectives three, stated in the introduction.

6.6 Transmitter

6.6.2 Transmitter Performance

The transmitted success messages are only generated to provide an aesthetic user interface for the design. However, to maximise performance, these are not to be included as they introduce performance penalties for transmitting extra bytes of information. Therefore, the transmitter is only used for read operations. In this case, the simulation took approximately 87us to transmit the result back to the user. This is identical to the speed of the receiver and thus operates at a similar efficiency of 99.78%. This is extremely beneficial considering, this performance accounts for almost 15% of the throughput of a read operation.

7. Conclusion:

Overall, the system can successfully retrieve and interpret user commands from a serial terminal, perform requested read, write, or erase operations, and transmit the results back to the user. The success of these three specifications confirms that every one of the aims and objectives stated within the introduction have been met.

The results of the simulation demonstrate the importance of the performance of the RS232 interface. With the transmitter and receiver accounting for over 99% of the total time of each operation, the effectiveness of the entire communication channel is dominated by these two processes. Thus, a 99% bit rate efficiency on both interfaces means the system is almost working at its theoretical maximum speed, therefore there will be no bottlenecks when operating the interface at high data rates.

At the moment, the user can only access 1 byte at a time, however, to improve the entire system performance, a buffer could be introduced into the system to allow the user to request access to an entire block by stating the address of the start of a block. This slight adjustment would improve the performance of the system as it would remove the need to request each byte of data individually which would remove multiple lots of receiver delays. Also, by introducing block access, the system would have the capabilities to be used directly as an arbitrary filesystem which was as intended. This was not entirely completed as this project was mostly concerned with the actual serial-to-memory interface. However, with slight adjustments to either the user side or internal to the controller, the block access can be easily achieved.

8. References:

- [1] J. Schaumann, "Storage Models" in *Principles of System Administration*, 1st ed. 2021, p. 76. [Online]. Available: <https://www.netmeister.org/book/principles-of-system-administration.pdf>
- [2] G. R. Smith, "FPGA Development Phases" in *FPGAs 101*. Newnes, 2010, pp. 43-55. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9781856177061000035>
- [3] D. M. Harris and S. L. Harris, "Hardware Description Languages" in *Digital Design and Computer Architecture*, 2nd ed. Morgan Kaufmann, 2013, pp. 172-237. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9780123944245000045>
- [4] "Advantages of FPGA | Disadvantages of FPGA", Rfwireless-world.com, 2021. [Online]. Available: <https://www.rfwireless-world.com/Terminology/Advantages-and-Disadvantages-of-FPGA.html>. [Accessed: 20- May- 2021].
- [5] Altera. *DE1 Development and Education Board User Manual v1.2.1*. (2012). Accessed: May,20,2021. [Online]. Available: https://www.intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-4904342209-de1-usermanual.pdf
- [6] N. I. Rafla and B. L. Davis, "A Study of Finite State Machine Coding Styles for Implementation in FPGAs", *IEEE International Midwest Symposium on Circuits and Systems*, vol. 49, p. 337, 2006. Available: <https://core.ac.uk/download/pdf/61743673.pdf>. [Accessed 20 May 2021].
- [7] M. Ben-Ari and F. Mondada, "Finite State Machines" in *Elements of Robotics*, 1st ed. Springer, Cham, 2018, pp. 55-61. [Online]. Available: https://link.springer.com/chapter/10.1007/978-3-319-62533-1_4
- [8] J. Corbet, A. Rubini and G. Kroah-Hartman, "Block Drivers" in *Linux device drivers*, 3rd ed. O'Reilly, 2005, pp. 464-496. [Online]. Available: <https://lwn.net/Kernel/LDD3/>
- [9] T. Staerk, "Blocks, block devices and block sizes", *Linuxintro.org*, 2008. [Online]. Available: http://www.linuxintro.org/wiki/Blocks,_block_devices_and_block_sizes [Accessed: 20- May- 2021].
- [10] J. Main, "How RS232 Works: The Easy Guide to RS232.", Best Microcontroller Projects, 2021. [Online]. Available: <https://www.best-microcontroller-projects.com/how-rs232-works.html>. [Accessed: 20- May- 2021].
- [11] "Serial Communication - learn.sparkfun.com", *Learn.sparkfun.com*, 2021. [Online]. Available: <https://learn.sparkfun.com/tutorials/serial-communication/all>. [Accessed: 20- May- 2021].
- [12] P. An,"RS232 Serial Interface" in *PC interfacing using Centronic, RS232 and game ports*. Oxford: Newnes, 2002, pp. 13-17. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9780750636377500031>
- [13] "ASCII Table,", *LookUpTables*. [Online]. Available: <http://www.asciitable.com/>, Accessed: May,20,2021.

- [14] R. Keim, "UART Baud Rate: How Accurate Does It Need to Be?", *All About Circuits*, 2017. [Online]. Available: <https://www.allaboutcircuits.com/technical-articles/the-uart-baud-rate-clock-how-accurate-does-it-need-to-be/>. [Accessed: 20- May- 2021].
- [15] Spansion. *S29AL032D70TFI040 Datasheet v3*. (2005). Accessed: May,20,2021. [Online]. Available: <https://www.alldatasheet.com/datasheet-pdf/pdf/109889/SPANSION/S29AL032D70TFI040.html>
- [16] Y. Stoyanov, "Digital Buffers And Their Usage - Open4Tech", *Open4Tech*, 2021. [Online]. Available: <https://open4tech.com/digital-buffers-and-their-usage/>. [Accessed: 20- May- 2021].

9. Appendix:

9.1 Flash to DE1 Connection Schematics




Figure 25: Schematic of flash memory connections to FPGA on the DE1 development board [5]

9.2 VHDL Code

```

99  Receive: PROCESS (clock)
100 BEGIN
101
102  IF rising_edge(clock) THEN
103
104  CASE Rx_state IS
105
106    WHEN RxIdle =>
107      current_rx_byte <= "00000000";
108    IF(Rx = '0') THEN
109      rx_clk_counter <= 0;
110      Rx_state <= RxStart;
111    ELSE
112      Rx_state <= RxIdle;
113    END IF;
114
115    WHEN RxStart =>
116    IF(rx_clk_counter = (rx_clks_per_bit/2)) THEN
117      IF Rx = '0' THEN
118        rx_clk_counter <= 0;
119        Rx_state <= RxData;
120      ELSE
121        Rx_state <= RxIdle;
122      END IF;
123    ELSE
124      rx_clk_counter <= rx_clk_counter + 1;
125      Rx_state <= RxStart;
126    END IF;
127
128    WHEN RxData =>
129    IF(rx_clk_counter < rx_clks_per_bit) THEN
130      rx_clk_counter <= rx_clk_counter +1;
131      Rx_state <= RxData;
132      ELSE IF(rx_databit_index < 8) THEN
133        current_rx_byte(rx_databit_index) <= Rx;
134        rx_databit_index <= rx_databit_index +1;
135        rx_clk_counter <=0;
136        Rx_state <= RxData;
137      ELSE
138        rx_clk_counter <= 0;
139        rx_databit_index <= 0;
140        Tx_BitLEDs <= current_rx_byte;
141        RxBuffer(rx_input_counter) <= current_rx_byte;
142        rx_input_counter <= rx_input_counter + 1;
143        Rx_state <= RxStop;
144      END IF;
145    END IF;
146
147    WHEN RxStop =>
148    IF(rx_clk_counter < rx_clks_per_bit) THEN
149      rx_clk_counter <= rx_clk_counter +1;
150      Rx_state <= RxStop;
151    ELSE
152      Rx_state <= RxIdle;
153    END IF;
154
155    WHEN OTHERS =>
156      Rx_state <= RxIdle;
157
158  END CASE;
159
160
161  IF(RxBuffer(0) = x"77") THEN
162    rx_expected_inputs <= 8;
163  ELSE
164    rx_expected_inputs <= 6;
165  END IF;
166  --After all 8 inputs, set next stage flags--
167  IF(rx_input_counter = rx_expected_inputs) THEN
168    rx_inputs_complete <= '1';
169    rx_input_counter <= 0;
170  END IF;
171  IF(buffer_index = rx_expected_inputs-1) THEN
172    rx_inputs_complete <= '0';
173  END IF;
174
175
176 END IF;
177
178 END PROCESS Receive;
179

```

Figure 26: VHDL code for receiver

```

1 Converter: PROCESS (clock,rx_inputs_complete)
2 BEGIN
3
4 IF rising_edge(clock) THEN
5
6 CASE Conv_state IS
7
8 WHEN ConvIdle =>
9 conversion_complete <= '0';
10 IF rx_inputs_complete = '1' THEN
11 Conv_state <= ConvProcessing;
12 END IF;
13
14 WHEN ConvProcessing =>
15 IF (buffer_index<rx_expected_inputs-1) THEN
16 IF RxBuffer(buffer_index+1) <= "00110000" THEN
17 HexBuffer(buffer_index) <= x"0";
18 buffer_index <= buffer_index+1;
19 ELSE IF RxBuffer(buffer_index+1) <= "00110001" THEN
20 HexBuffer(buffer_index) <= x"1";
21 buffer_index <= buffer_index+1;
22 ELSE IF RxBuffer(buffer_index+1) <= "00110010" THEN
23 HexBuffer(buffer_index) <= x"2";
24 buffer_index <= buffer_index+1;
25 ELSE IF RxBuffer(buffer_index+1) <= "00110011" THEN
26 HexBuffer(buffer_index) <= x"3";
27 buffer_index <= buffer_index+1;
28 ELSE IF RxBuffer(buffer_index+1) <= "00110100" THEN
29 HexBuffer(buffer_index) <= x"4";
30 buffer_index <= buffer_index+1;
31 ELSE IF RxBuffer(buffer_index+1) <= "00110101" THEN
32 HexBuffer(buffer_index) <= x"5";
33 buffer_index <= buffer_index+1;
34 ELSE IF RxBuffer(buffer_index+1) <= "00110110" THEN
35 HexBuffer(buffer_index) <= x"6";
36 buffer_index <= buffer_index+1;
37 ELSE IF RxBuffer(buffer_index+1) <= "00110111" THEN
38 HexBuffer(buffer_index) <= x"7";
39 buffer_index <= buffer_index+1;
40 ELSE IF RxBuffer(buffer_index+1) <= "00111000" THEN
41 HexBuffer(buffer_index) <= x"8";
42 buffer_index <= buffer_index+1;
43 ELSE IF RxBuffer(buffer_index+1) <= "00111001" THEN
44 HexBuffer(buffer_index) <= x"9";
45 buffer_index <= buffer_index+1;
46 ELSE IF RxBuffer(buffer_index+1) <= "01000000" THEN
47 HexBuffer(buffer_index) <= x"A";
48 buffer_index <= buffer_index+1;
49 ELSE IF RxBuffer(buffer_index+1) <= "01000010" THEN
50 HexBuffer(buffer_index) <= x"B";
51 buffer_index <= buffer_index+1;
52 ELSE IF RxBuffer(buffer_index+1) <= "01000011" THEN
53 HexBuffer(buffer_index) <= x"C";
54 buffer_index <= buffer_index+1;
55 ELSE IF RxBuffer(buffer_index+1) <= "01000100" THEN
56 HexBuffer(buffer_index) <= x"D";
57 buffer_index <= buffer_index+1;
58 ELSE IF RxBuffer(buffer_index+1) <= "01000101" THEN
59 HexBuffer(buffer_index) <= x"E";
60 buffer_index <= buffer_index+1;
61 ELSE IF RxBuffer(buffer_index+1) <= "01000110" THEN
62 HexBuffer(buffer_index) <= x"F";
63 buffer_index <= buffer_index+1;
64 ELSE HexBuffer(buffer_index) <= x"0";
65 buffer_index <= buffer_index+1;
66 END IF;
67 END IF;
68 END IF;
69 END IF;
70 END IF;
71 END IF;
72 END IF;
73 END CASE;
74 END IF;
75
76 END PROCESS Converter;

```

Figure 27: VHDL Code for ASCII to Hex Converter

*Figure 28 continued onto next page

```

368     Flash_state <= FlashIdle;
369     END IF;
370   END IF;
371   END IF;
372   END IF;
373   END IF;
374   END IF;
375   END IF;
376   END IF;
377   END IF;
378   END IF;
379 END IF;
380
381
382
383 WHEN FlashWrite =>
384   bidir_enable <= '1';
385   flash_reset <= '1';
386   flash_oe <= '1';
387   flash_address <= "00" & x"00AAA";
388   write_data_out<= x"AA";
389   IF (write_clk_counter < 4) THEN
390     write_clk_counter <= write_clk_counter + 1;
391   ELSE
392     flash_we <= '0';
393   IF (write_clk_counter < 8) THEN
394     write_clk_counter <= write_clk_counter + 1;
395   ELSE
396     flash_we <= '1';
397     flash_address <= "00" & x"00555";
398     write_data_out <= x"55";
399   IF(write_clk_counter < 12) THEN
400     write_clk_counter <= write_clk_counter +1;
401   ELSE
402     flash_we <= '0';
403   IF (write_clk_counter < 16) THEN
404     write_clk_counter <= write_clk_counter +1;
405   ELSE
406     flash_we <= '1';
407   flash_address <= "00" & x"00AAA";
408   write_data_out <= x"A0";
409   IF(write_clk_counter < 20) THEN
410     write_clk_counter <= write_clk_counter +1;
411   ELSE
412     flash_we <= '0';
413   IF (write_clk_counter < 24) THEN
414     write_clk_counter <= write_clk_counter +1;
415   ELSE
416     flash_we <= '1';
417     flash_address <= "01" & HexBuffer(0) & HexBuffer(1) & HexBuffer(2) & HexBuffer(3) & HexBuffer(4);
418     write_data_out<= HexBuffer(5) & HexBuffer(6);
419     write_cycle_complete <= '1';
420   IF(write_clk_counter < 28) THEN
421     write_clk_counter <= write_clk_counter +1;
422   ELSE
423     flash_we <= '0';
424   IF (write_clk_counter < 32) THEN
425     write_clk_counter <= write_clk_counter +1;
426   ELSE
427     --Clean up--
428     flash_we <= '1';
429     write_clk_counter <= 0;
430     bidir_enable <= '0';
431     write_cycle_complete <= '0';
432     Flash_state <= FlashIdle;
433
434   END IF;
435   END IF;
436   END IF;
437   END IF;
438   END IF;
439   END IF;
440 END IF;
441 END IF;
442 END IF;
443
444
445 WHEN FlashRead =>
446   bidir_enable <= '0';
447   flash_reset <= '1';
448   flash_we <= '1';
449   flash_oe <= '1';
450   flash_address <= "01" & HexBuffer(0) & HexBuffer(1) & HexBuffer(2) & HexBuffer(3) & HexBuffer(4);      --Flash address of memory location to be read is set according to user input
451   IF (read_clk_counter < 2) THEN
452     read_clk_counter <= read_clk_counter + 1;
453   ELSE
454     flash_oe <= '0';
455   IF (read_clk_counter < 4) THEN
456     read_clk_counter <= read_clk_counter + 1;
457   ELSE
458     Data_LEDs <= read_data_in;
459     Tx_output_byte <= read_data_in;
460     read_cycle_complete <= '1';
461   IF (read_clk_counter < 6) THEN
462     read_clk_counter <= read_clk_counter + 1;
463   ELSE
464     flash_oe <= '1';
465     read_cycle_complete <= '0';
466     read_clk_counter <= 0;
467     bidir_enable <= '0';
468     Flash_state <= FlashIdle;
469   END IF;
470   END IF;
471 END IF;
472
473 WHEN others =>
474   Flash_state <= FlashIdle;
475
476 END CASE;
477
478 END IF;
479
480 END PROCESS Flash_operation;

```

Figure 28: Flash mode operator FSM

```

483 ┌ Transmit_read_result: PROCESS(clock,read_cycle_complete,erase_cycle_complete,write_cycle_complete) --Process to transmit result of read operation back to user
484 BEGIN
485
486 IF rising_edge(clock) THEN
487
488 IF(read_cycle_complete = '1') THEN
489 TxRead <= '1';
490 ELSE IF (erase_cycle_complete = '1') THEN
491 TxErase <= '1';
492 ELSE IF (write_cycle_complete = '1') THEN
493 TxWrite <= '1';
494 END IF;
495 END IF;
496
497 END IF;
498
499 CASE Tx_State IS
500
501 WHEN TxIdle =>
502 Tx <= '1';
503 IF (TxRead = '1' OR TxErase = '1' OR TxWrite = '1' OR TxReadMessage = '1') THEN
504 Tx_State <= TxStart;
505 END IF;
506
507 WHEN TxStart =>
508 Tx <='0';
509 IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
510 Tx_ClockCounter <= Tx_ClockCounter + 1;
511 Tx_State <= TxStart;
512 ELSE
513 Tx_ClockCounter <= 0;
514 IF (TxRead = '1') THEN
515 Tx_State <= TxReadData;
516 ELSE IF(TxErase = '1') THEN
517 Tx_State <= TxEraseData;
518 ELSE IF(TxWrite = '1') THEN
519 Tx_State <= TxWriteData;
520 ELSE IF(TxReadMessage = '1') THEN
521 Tx_State <= TxReadDataMessage;
522 END IF;
523 END IF;
524 END IF;
525
526 END IF;
527
528 WHEN TxEraseData =>
529 Current_erase_message <= EraseMessage(EraseMessageIndex);
530 Tx <= Current_erase_message(EraseCharacterIndex);
531 IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
532 Tx_ClockCounter <= Tx_ClockCounter + 1;
533 Tx_State <= TxEraseData;
534 ELSE
535 Tx_ClockCounter <=0;
536 IF(EraseCharacterIndex < 7) THEN
537 Tx_ClockCounter <= 0;
538 EraseCharacterIndex <= EraseCharacterIndex + 1;
539 Tx_State <= TxEraseData;
540 ELSE
541 Tx_ClockCounter <=0;
542 EraseCharacterIndex <= 0;
543 Tx_state <= TxStop;
544 END IF;
545 END IF;
546
547 WHEN TxWriteData =>
548 Current_write_message <= WriteMessage(WriteMessageIndex);
549 Tx <= Current_write_message(WriteCharacterIndex);
550 IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
551 Tx_ClockCounter <= Tx_ClockCounter + 1;
552 Tx_State <= TxWriteData;
553 ELSE
554 Tx_ClockCounter <=0;
555 IF(WriteCharacterIndex < 7) THEN
556 Tx_ClockCounter <= 0;
557 WriteCharacterIndex <= WriteCharacterIndex + 1;
558 Tx_State <= TxWriteData;
559 ELSE
560 Tx_ClockCounter <=0;
561 WriteCharacterIndex <= 0;
562 Tx_state <= TxStop;
563 END IF;
564 END IF;
565
566 WHEN TxReadDataMessage =>
567 Current_read_message <= ReadMessage(ReadMessageIndex-1);
568 Tx <= Current_read_message(ReadCharacterIndex);
569 IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
570 Tx_ClockCounter <= Tx_ClockCounter + 1;
571 Tx_State <= TxReadDataMessage;
572 ELSE
573 Tx_ClockCounter <=0;
574 IF(ReadCharacterIndex < 7) THEN
575 IF(ReadCharacterIndex < 7) THEN
576 Tx_ClockCounter <= 0;
577 ReadCharacterIndex <= ReadCharacterIndex + 1;
578 Tx_State <= TxReadDataMessage;
579 ELSE
580 Tx_ClockCounter <=0;
581 ReadCharacterIndex <= 0;
582 Tx_state <= TxStop;
583 END IF;
584 END IF;
585
586 WHEN TxReadData =>
587 Tx <= Tx_output_byte(Tx_DataBit_Index);
588 IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
589 Tx_ClockCounter <= Tx_ClockCounter + 1;
590 Tx_State <= TxReadData;
591 ELSE
592 Tx_ClockCounter <=0;
593 IF (Tx_DataBit_Index < 7) THEN
594 Tx_ClockCounter <= 0;
595 Tx_DataBit_Index <= Tx_DataBit_Index + 1;
596 Tx_State <= TxReadData;
597 ELSE
598 Tx_ClockCounter <= 0;
599 Tx_DataBit_Index <= 0;
600 TxReadComplete <= '1';
601 TxRead <= '0';
602 Tx_State <= TxStop;
603 END IF;
604 END IF;
605
606 WHEN TxStop=>
607 Tx <= '1';
608 IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
609 Tx_ClockCounter <= Tx_ClockCounter + 1;
610 Tx_State <= TxStop;
611 ELSE IF(EraseMessageIndex < 18 AND TxErase = '1') THEN
612 Tx_ClockCounter <= 0;
613 EraseMessageIndex <= EraseMessageIndex + 1;
614 Tx_State <= TxIdle;
615 ELSE IF(WriteMessageIndex < 18 AND TxWrite = '1') THEN
616 Tx_ClockCounter <= 0;
617 WriteMessageIndex <= WriteMessageIndex + 1;
618 Tx_State <= TxIdle;
619 ELSE IF(ReadMessageIndex < 18 AND TxReadComplete = '1') THEN

```

*Figure 29 continued onto next page

```

620   TxReadMessage <= '1';
621   Tx_ClockCounter <= 0;
622   ReadMessageIndex <= ReadMessageIndex + 1;
623   Tx_State <= TxIdle;
624   ELSE
625     EraseCharacterIndex <= 0;
626     EraseMessageIndex <= 0;
627     WriteCharacterIndex <= 0;
628     WriteMessageIndex <= 0;
629     ReadCharacterIndex <= 0;
630     ReadMessageIndex <= 0;
631     TxReadComplete <= '0';
632     TxReadMessage <= '0';
633     Tx_ClockCounter <= 0;
634     TxRead <= '0';
635     TxErase <= '0';
636     TxWrite <= '0';
637     Tx_State <= TxIdle;
638   END IF;
639 END IF;
640 END IF;
641 END IF;
642
643
644 WHEN others =>
645   Tx_State <= TxIdle;
646   --Error handler to return to Idle state
647 END CASE;
648
649 END IF;
650
651
652 END PROCESS Transmit_read_result;
653
654
655 END rtl;

```

Figure 29: Transmitter interface with success messages

9.3 Calculation of System Performance

$$\text{Total time} = \text{Time to receive command, } T_c + \\ \text{Time to perform operation, } T_o + \text{Time to transmit result, } T_r \text{ (vi)}$$

$$T_c = \text{Time to receive 1 byte} \times \text{inputs received} \text{ (vii)}$$

$$\text{Read: } T_t = (87 \times 10^{-6} \times 6) + 160 \times 10^{-9} + 87 \times 10^{-6} = 609.16 \times 10^{-6} \text{ (viii)}$$

$$\text{Erase: } T_t = (87 \times 10^{-6} \times 6) + 460 \times 10^{-9} = 522.46 \times 10^{-6} \text{ (ix)}$$

$$\text{Write: } T_t = (87 \times 10^{-6} \times 8) + 320 \times 10^{-9} = 696.32 \times 10^{-6} \text{ (x)}$$