

Newcastle University

A technical report on the design and implementation of an external
flash memory drive using an FPGA controller

Dominic Spence

170335896

A technical report submitted for the degree of BEng in Electrical and Electronic
Engineering

Primary Supervisor: Dr. Alex Bystrov

Secondary Supervisor: Dr. Nick Coleman

21st May 2021

Contents

1. Abstract:	4
2. Introduction:	5
2.1 System Architecture and Specification	6
2.1.1 RS232 Interface	6
2.1.2 Command Interpreter	6
2.1.3 Flash Interface	6
2.2 Aims and Objectives	7
3. Literature review:	8
3.1 Field Programmable Gate Arrays (FPGAs) and HDLs	8
3.2 DE1 Development Board and Quartus II Software	8
3.3 Finite State Machines (FSMs)	8
3.4 Character and Block Devices	8
3.5 Summary	9
4. Theoretical Background:	10
4.1 RS232 Interface	10
4.1.1 Wire Configuration	10
4.1.2 RS232 Data Format	10
4.1.3 RS232 Transmission	11
4.1.4 RS232 Receiver	11
4.1.5 ASCII Characters	11
4.1.6 Baud Rate	12
4.2 Command Interpreter	13
4.2.1 ASCII to Hex Converter	14
4.3 Flash Interface	15
4.3.1 Flash Memory Operation – Read	15
4.3.2 Flash Memory Operation – Write	16
4.3.4 Flash Memory Operation – Erase	18
5. Results:	19
5.1 RS232 Receiver	19
5.2 Command Interpreter	21
5.3 Flash Mode Operations	23
5.3.1 Flash Mode Operation – Read	23
5.3.2 Flash Mode Operation – Erase	25
5.3.3 Flash mode operation - Write	27

5.4 RS232 Transmitter	29
5.5 Complete System Performance	31
5.6 System Hardware Implementation	32
6. Discussions:	33
6.1 Receiver	33
6.1.1 Receiver Performance	33
6.2 Command Interpreter	33
6.2.1 Command Interpreter Analysis	33
6.2.2 ASCII to Hex Converter Assumptions	33
6.3 Flash Mode Operation – Read	34
6.3.21 Flash Read Operation Performance	34
6.4 Flash Mode Operation – Erase	34
6.4.3 Flash Erase Performance Analysis	34
6.5 Flash Mode Operation – Write	34
6.5.3 Flash Write Operation Performance	34
6.6 Transmitter	35
6.6.2 Transmitter Performance	35
7. Conclusion:	36
8. References:	37
9. Appendix:	39
9.1 Flash to DE1 Connection Schematics	39
9.2 VHDL Code	40
9.3 Calculation of System Performance	45

1. Abstract:

This report explores the theory, design, and implementation of an external flash memory drive, using an FPGA controller. The system allows a user to perform read, write, or erase operations upon a flash memory – as requested by an externally connected PC via an RS232 connection. The result is a fully functioning system in which a user can enter commands into a serial terminal and perform any of the three flash memory operations stated.

The design of the FPGA controller is comprised of three main components: the RS232 communication interface, the command interpreter, and the flash memory interface. Each of these component blocks are designed as individual VHDL processes, analysed within ModelSim-Altera simulations, and implemented onto an Altera DE1 development board.

The success of this project demonstrates the capabilities for the flash memory to be used as a storage medium for an operating system filesystem.

2. Introduction:

The proposed RS232-to-memory communication interface is designed to allow a user to send, receive or erase blocks of data to or from an externally connected flash memory. This is achieved by sending commands through the serial terminal of a standard PC - connected to an Altera DE1 development board via an RS232 serial port. The DE1 development board used as the hardware for the communication interface contains an on-board RS232 port, a Cyclone II FPGA, and a 4MB flash memory device. The design of the system is coded using VHDL within Quartus II and is synthesized onto the DE1 hardware.

This RS232-to-memory communication interface has the capabilities to be used within many industrial computing systems as it allows a serial device to access data blocks within a memory. By nature, serial devices operate as character devices, meaning data is accessed sequentially byte-by-byte and as such cannot be mounted as a filesystem. By implementing this interface as a block device, an arbitrary filesystem can be created to act as the building blocks of an operating system [1].

This project also has the capabilities to extend to the use of wireless data storage access by implementing an RFCOMM-to-memory interface to allow Bluetooth data transfers instead of through a wired RS232 connection. This was originally planned, however, due to the current climate at the time of writing this, the COVID-19 pandemic has restricted the access of Bluetooth-enabled FPGA boards, thus a wired connection was used. In future developments, this could be easily altered, as the baseline functionality between the RFCOMM and RS232 interfaces are very similar.

2.1 System Architecture and Specification

Figure 1 shows the physical hardware block diagram of the system.




Figure 1: Hardware block diagram of serial-to-memory communication channel

2.1.1 RS232 Interface

The entire system can be broken down into three main sections. The first section is the RS232 interface between the serial device – in this case, a standard PC - and the FPGA. Due to the nature of serial communication, data is transmitted sequentially bit by bit down a single wire. Therefore, for the system to recognise and understand valid bytes of data, an interface is created between the two devices. This is achieved by implementing a UART (Universal Asynchronous Receiver/Transmitter) within the FPGA that drives the RS232 channel. Once this interface is designed, the PC can transmit and receive bytes of data that are used to control the flash operations.

2.1.2 Command Interpreter

Secondly, once the FPGA can receive bytes of data, they need to be manipulated for the system to understand the correct flash mode of operation desired by the user. If a user wanted to read a byte from a certain memory location, the system would need an architecture in place to decipher how the inputs correlate to each various mode of operation. For example, if a user entered "rAAAAA" into the serial terminal, the system needs to know to perform a read operation upon memory location hex AAAAA.

2.1.3 Flash Interface

The final section of the system architecture requires another interface between the FPGA and the flash memory - to store, retrieve or erase the bytes of data requested by the user. This is achieved by creating a VHDL process to understand to results of the command interpreter

and generate the required timing signals that activate the requested mode of operation on the flash memory.

2.2 Aims and Objectives

The aims and objectives for this technical report and project are stated below.

Aims:

- To design and implement an RS232 interface between a serial device and an FPGA that can transmit and receive bytes of data.
- To design and implement a command interpreter that responds to user inputs and selects the requested flash mode of operation.
- To design and implement a flash interface that generates the required timing signals to activate read, write, or erase modes of operation on the flash memory.
- To have a fully functioning communication interface between a serial device and a flash memory that allows users to send, receive or erase blocks of data within the memory.

Objectives:

- Create a VHDL process to emulate an RS232 interface within Quartus II and simulate the design within ModelSim-Altera.
- Implement this VHDL code onto the FPGA and verify the functionality of the interface.
- Create a VHDL program to respond to the incoming bytes and format an architecture to select the correct flash mode of operation.
- Simulate and implement a VHDL code that can successfully perform the three separate read, write and erase flash modes.
- Combine each of the three system architectures into one VHDL program and test the functionality of the entire system.

Further on in this report, the communication protocols and designs used within each section are explained in more detail within the theoretical background section of the report. The implementation and results of these methods are displayed in the results section, and the results are analysed within the discussion section of the report. Finally, the report is concluded by summarising the performance of the fully operational system.

3. Literature review:

The general concepts and theories surrounding this project are mostly well understood, and due to the nature of the unique specification, there is limited research directly relevant to this specific design. The following section is therefore an overview of sources that provide material relevant to the design-specific elements.

3.1 Field Programmable Gate Arrays (FPGAs) and HDLs

FPGAs (Field Programmable Gate Arrays) are semiconductor devices that contain thousands or even millions of individual transistors, each connected by programmable interconnects that form basic configurable logic blocks. These logic blocks and interconnects can be continuously reprogrammed using a hardware description language - such as VHDL or Verilog - to perform complex functions without the need to physically solder wires or components [2]. As mentioned, VHDL is a high-level hardware description language that is written conventionally within software to simulate and program the physical logic blocks, gates, and interconnects of the FPGA [3]. One major benefit to this method of design is that the software simulating the VHDL design will automatically take care of interconnect routing, placement, and timings which eliminates a lot of design analysis [4].

3.2 DE1 Development Board and Quartus II Software

The board used within this project is an Altera DE1 development board which contains a multitude of hardware components that can be configured by synthesizing a VHDL code within the design software called Quartus II. More importantly, the board contains a built-in RS232 port, a Cyclone II FPGA, and a 4MB flash memory [5]. Obtaining and designing on this board means there is no need to buy and solder individual components as each component is already connected to the FPGA. This means that the entire design can be completed within the Quartus II software and synthesized onto the onboard FPGA. The DE1 schematics and signal connections can be found as figure 25 in the appendix.

3.3 Finite State Machines (FSMs)

As with all software development, there are various methods of coding that can be used to perform the same functionality. Although there is no current literature as to how a digital hardware system should be designed using VHDL, a common, efficient method is to use FSMs [6]. FSMs are computational models that are used to control sequential logic within a design - consisting of multiple states and transitions that regulate logical operations [7]. In Moore FSMs commands are executed based upon their current state to control the logical flow of the program and prevent any signal contentions.

3.4 Character and Block Devices

In computing systems, almost every peripheral device is controlled by a code that operates a specific piece of hardware. These codes are called device drivers and are required so the systems knows exactly how to interface and communicate with the device [8]. Typically, the majority of devices are either character devices or block devices. Character devices are generally thought of as devices that transmit data by communicating with the driver as a stream of sequential bytes. Such examples include graphics displays and serial ports – which will be used within this design. Block devices are generally devices that store data and are accessed a block at a time, with the minimum block size of a Linux system consisting of 512

bytes [9]. This project is the design of a driver that can accept inputs from a serial RS232 character device and operate the flash memory as a block device.

3.5 Summary

The review has presented an overview of the theory of low-level computer system architecture and the various protocols and interfaces required to implement an external flash memory drive. The specific hardware and specification have also been reviewed and confirmed to be the most suitable for this design.

4. Theoretical Background:

Figure 2 shows the refined system block diagram, designed to meet the requirements of the specification. The dashed lines represent each of the three components of design. The blue blocks represent each of the VHDL processes that are combined and implemented onto the FPGA.




Figure 2: Block diagram of entire system

4.1 RS232 Interface

The first component of the system is an RS232 interface between the serial device and the FPGA. As mentioned, RS232 is a bidirectional asynchronous serial communication interface that sequentially transmits bits of data down a single line to form byte-by-byte transmission of data – at a speed represented by the selected baud rate.

4.1.1 Wire Configuration

For the most basic configuration of a bidirectional RS232 interface, there is a requirement for three wires - Tx, Rx, and GND [10]. These wires represent the transmit, receive, and reference ground signals respectively.



Figure 3: Wiring diagram for the most basic configuration of an RS232 system

4.1.2 RS232 Data Format

As serial communication is often used to transmit data between a variety of different devices, each will have its own clock reference, therefore there is no common clock shared to synchronise the data transfer. For this reason, an asynchronous protocol is used, requiring the stream of data to contain a start and stop bit to act as the synchronization between both devices, meaning that each frame contains of 1 start bit, 8 data bits, and 1 stop bit [11].

4.1.3 RS232 Transmission

When no data is being sent, the line is set at a logic high and idles. When data is to be sent, the line is first pulled down to logic low for 1 bit period to act as the start bit - this informs the receiver that a sequence of data bits is about to follow and allows synchronisation. The data bits are then transmitted sequentially with the least significant bit (LSB) first by setting the line logic high or low, respective to the data bit binary value. Lastly, the line is driven logic high for another bit period to indicate to the receiver that the transmission of the byte has ended. This can be seen in the transmission of ASCII character 'r' in the figure below.




Figure 4: RS232 Transmission of ASCII character 'r'

4.1.4 RS232 Receiver

Similar to the transmitter, when operating as a receiver, the Tx line is monitored and waits for the initial start bit – indicated by a logic low signal for 1 bit period. Once this has been detected, the receiver counts to the midbit of the first data bit and stores the logical state of the line. This is repeated for the remaining 8 data bits and the system returns to idle, waiting for the start of the next byte [12].




Figure 5: RS232 Data Frame and Receiver

4.1.5 ASCII Characters

For systems to understand transmitted bytes, the 8-bits are represented as ASCII characters. ASCII characters assign every possible letter, number, and character as a stream of 8 binary bits, allowing the possibility of:

$$2^8 = 256 \text{ Combinations (i)}$$

For example, as can be seen in the ASCII table, the character 'r' is assigned the decimal number 114, equivalent to hex x72, or binary "01110010".

Dec	Hx	Oct	Char	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr		
0	0	000	NUL	(null)	32	20	040	Space	64	40	100	Q	96	60	140	q	128	80	160	r
1	1	001	SOH	(start of heading)	33	21	041	!	65	41	101	A	97	61	141	a	129	81	161	s
2	2	002	STX	(start of text)	34	22	042	"	66	42	102	B	98	62	142	b	130	82	162	t
3	3	003	ETX	(end of text)	35	23	043	#	67	43	103	C	99	63	143	c	131	83	163	u
4	4	004	EOT	(end of transmission)	36	24	044	\$	68	44	104	D	100	64	144	d	132	84	164	v
5	5	005	ENQ	(enquiry)	37	25	045	%	69	45	105	E	101	65	145	e	133	85	165	w
6	6	006	ACK	(acknowledge)	38	26	046	&	70	46	106	F	102	66	146	f	134	86	166	x
7	7	007	BEL	(bell)	39	27	047	'	71	47	107	G	103	67	147	g	135	87	167	y
8	8	010	BS	(backspace)	40	28	050	{	72	48	110	H	104	68	150	h	136	88	168	z
9	9	011	TAB	(horizontal tab)	41	29	051	}	73	49	111	I	105	69	151	i	137	89	169	[
10	A	012	LF	(NL line feed, new line)	42	2A	052	*	74	4A	112	J	106	70	152	j	138	90	170	\
11	B	013	VT	(vertical tab)	43	2B	053	+	75	4B	113	K	107	71	153	k	139	91	171]
12	C	014	FF	(NP form feed, new page)	44	2C	054	,	76	4C	114	L	108	72	154	l	140	92	172	^
13	D	015	CR	(carriage return)	45	2D	055	-	77	4D	115	M	109	73	155	m	141	93	173	_
14	E	016	SO	(shift out)	46	2E	056	.	78	4E	116	N	110	74	156	n	142	94	174	`
15	F	017	SI	(shift in)	47	2F	057	/	79	4F	117	O	111	75	157	o	143	95	175	!
16	10	020	DLE	(data link escape)	48	30	060	0	80	50	120	P	112	76	158	p	144	96	176	"
17	11	021	DC1	(device control 1)	49	31	061	1	81	51	121	Q	113	77	159	q	145	97	177	#
18	12	022	DC2	(device control 2)	50	32	062	2	82	52	122	R	114	78	160	r	146	98	178	\$
19	13	023	DC3	(device control 3)	51	33	063	3	83	53	123	S	115	79	161	s	147	99	179	%
20	14	024	DC4	(device control 4)	52	34	064	4	84	54	124	T	116	7A	162	t	148	100	180	&
21	15	025	NAK	(negative acknowledge)	53	35	065	5	85	55	125	U	117	75	163	u	149	101	181	'
22	16	026	SYN	(synchronous idle)	54	36	066	6	86	56	126	V	118	76	164	v	150	102	182	(
23	17	027	ETB	(end of trans. block)	55	37	067	7	87	57	127	W	119	77	165	w	151	103	183)
24	18	030	CAN	(cancel)	56	38	070	8	88	58	130	X	120	78	170	x	152	104	184	*
25	19	031	EM	(end of medium)	57	39	071	9	89	59	131	Y	121	79	171	y	153	105	185	+
26	1A	032	SUB	(substitute)	58	3A	072	:	90	5A	132	Z	122	7A	172	z	154	106	186	,
27	1B	033	ESC	(escape)	59	3B	073	;	91	5B	133	[123	7B	173	[155	107	187	.
28	1C	034	FS	(file separator)	60	3C	074	<	92	5C	134	\	124	7C	174	\	156	108	188	/
29	1D	035	GS	(group separator)	61	3D	075	=	93	5D	135]	125	7D	175]	157	109	189	:
30	1E	036	RS	(record separator)	62	3E	076	>	94	5E	136	^	126	7E	176	^	158	110	190	;
31	1F	037	US	(unit separator)	63	3F	077	?	95	5F	137	_	127	7F	177	_	159	111	191	!

Figure 6: ASCII Character Table [13]

Figure 5 shows a typical waveform diagram for the transmission of character 'r'.

4.1.6 Baud Rate

As mentioned, the baud rate is a parameter that determines the speed of data transfer within serial communication. This rate specifies the number of signal changes that can occur every second. If the two communicating devices have a mismatch in bauds, then they could be sampling the bits at different rates which would result in incorrect data being transmitted or received [14].

$$\text{Bit rate (b/s)} = \text{Baud Rate (su/s)} \times \text{Number of Bits per Baud (ii)}$$

The DE1 development board used within this project has a baud rate of up to 115200 [5]. As only binary signals are used, the bit rate is equal to the baud rate, meaning 115200 bits can be transmitted every second down the line. This can then be used to find the bit period of a signal, to determine how long the system should set each bit of the signal for. This is dependent on the internal clock used within the device which is a 50MHz oscillator. Thus, the bit period is calculated as:

$$\text{Bit period} = \frac{\text{Clock Frequency(Hz)}}{\text{Baud Rate (bps)}} = \frac{50 \times 10^6}{115200} = 434 \text{ clock cycles or } 8.68 \mu\text{s (iii)}$$

As each byte of received data requires 10 bits (1 start & stop + 8 data bits), the theoretical maximum data rate can be calculated as:

$$\text{Theoretical Maximum Data Rate (bytes/second)} = \frac{\text{Bit Rate}}{\text{Bits Transmitted per Byte}} = \frac{115200 \text{ bps}}{10} = 11520 \text{ bytes/second (iv)}$$

This is used in the analysis of the results to compare the performance of the communications interface to the theoretical maximum speed.

4.2 Command Interpreter

The second component of the design is the command interpreter. This component is required to format the user inputs and select the correct flash operation. This is done using a finite state machine within the VHDL code that transitions between each flash state, dependent on the user request. Figure 7 shows the pseudocode flowchart for how the command interpreter operates and figure 8 shows the command format that is to be implemented by the user.




Figure 7: Pseudocode for command interpreter

Command	Input via serial monitor	Explanation of format
Read	'rXXXXXX'	'r' followed by 5 hex characters for address to be read from
Erase	'eXXXXXX'	'e' followed by 5 hex characters for address of location to erase
Write	'wXXXXXXXXYY'	'w' followed by 5 address characters for address of write location, followed by 2 extra hex characters for the byte of data to be written into memory

Figure 8: Commands to be entered into serial monitor

4.2.1 ASCII to Hex Converter

The bytes of data received by the RS232 interface are not naturally formatted correctly in their ASCII binary state. This is because the flash memory operates using hexadecimal values, not their ASCII equivalents. Therefore, if a user wanted to address location "AAAAA" in the memory, the flash device would expect xAAAAA or "10101010101010101010". Whereas "AAAAA" entered through the serial interface would transmit the ASCII equivalent of x4141414141. Hence, an ASCII to Hex converter is required within the VHDL code as a subsystem of the command interpreter.

4.3 Flash Interface

As can be seen from the pseudocode flowchart, the system initially checks the user's first input and moves through each branch independently, moving into whichever flash state is requested. To create an interface between the FPGA and the flash memory, VHDL processes are designed within each flash mode state to recreate the signal timing diagrams as per the datasheet requirements. The flash device used is an S29AL032D70TFI04 meaning it runs under speed option 70 in the datasheet tables below.

4.3.1 Flash Memory Operation – Read

To perform a read operation, each individual flash signal seen in figure 9 must be recreated within the timing constraints seen in the table above and the user-requested address is to be set onto the address wires. If these conditions are met, the byte of data within the memory becomes valid at the output of the data bus.

Read Operations

Parameter		Description	Test Setup	Speed Options		Unit	
JEDEC	Std			70	90		
t _{AVAV}	t _{RC}	Read Cycle Time (Note 1)		Min	70	90	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	CE# = V _{IL} OE# = V _{IL}	Max	70	90	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	70	90	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay		Max	30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High Z (Note 1)		Max	25	30	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High Z (Note 1)		Max	25	30	ns
	t _{OEH}	Output Enable Hold Time (Note 1)	Read	Min	0		ns
			Toggle and Data# Polling	Min	10		ns
t _{AXQX}	t _{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First (Note 1)		Min	0		ns

Notes:

1. Not 100% tested.
2. See Figure 12, on page 48 and Table 19 on page 48 for test specifications.




Figure 9: Read operation timing constraints and signal waveforms [15]

4.3.2 Flash Memory Operation – Write

To perform a write operation, a 4-cycle command sequence is required - which entails writing a stream of data values into specific address locations in the memory. On the final cycle, the user entered data is written into the specified address location. This sequence can be found in the ‘Program’ row of the table in figure 10.

Table 17. S29AL032D Command Definitions — Models 03, 04

Command Sequence (Note 1)			Cycles	Bus Cycles (Notes 2–5)											
				First		Second		Third		Fourth		Fifth		Sixth	
				Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 6)			1	RA	RD										
Reset (Note 7)			1	XXX	F0										
Autoselect (Note 8)	Manufacturer ID	Word	4	555	AA	2AA	55	555	90	X00	01				
		Byte		AAA		555		AAA							
	Device ID, Model 03	Word	4	555	AA	2AA	55	555	90	X01	22F6				
		Byte		AAA		555		AAA		90	X02	F6			
	Device ID, Model 04	Word	4	555	AA	2AA	55	555	90	X01	22F9				
		Byte		AAA		555		AAA		90	X02	F9			
	Secured Silicon Sector Factory Protect Model 03, (Note 9)	Word	4	555	AA	2AA	55	555	90	X03	8D/0D				
		Byte		AAA		555		AAA		90	X06				
	Secured Silicon Sector Factory Protect Model 04, (Note 9)	Word	4	555	AA	2AA	55	555	90	X03	9D/1D				
		Byte		AAA		555		AAA		90	X06				
	Sector Protect Verify (Note 10)	Word	4	555	AA	2AA	55	555	90	(SA) X02	XX00				
		Byte		AAA		555		AAA		90	(SA) X04	00			
											01				
Enter Secured Silicon Sector Region	Word	3	555	AA	2AA	55	555	88							
	Byte		AAA		555		AAA								
Exit Secured Silicon Sector Region	Word	4	555	AA	2AA	55	555	90	XXX	00					
	Byte		AAA		555		AAA								
CFI Query (Note 11)	Word	1	55	98											
	Byte		AA												
Program	Word	4	555	AA	2AA	55	555	A0	PA	PD					
	Byte		AAA		555		AAA								
Unlock Bypass	Word	3	555	AA	2AA	55	555	20							
	Byte		AAA		555		AAA								
Unlock Bypass Program (Note 12)			2	XXX	A0	PA	PD								
Unlock Bypass Reset (Note 13)			2	XXX	90	XXX	00								
Chip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10	
	Byte		AAA		555		AAA			555			AAA		
Sector Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30	
	Byte		AAA		555		AAA			555			555		
Erase Suspend (Note 14)			1	XXX	B0										
Erase Resume (Note 15)			1	XXX	30										

Figure 10: Flash memory command sequence definitions [15]

The write cycles are performed by replicating the waveforms as seen in figure 11. This requires having a separate VHDL process control the required flash signals and place the user inputted data and address values into the final cycle of the command sequence. If this is performed within the timing constraints, the device will write the entered data into the memory.

Erase/Program Operations

Parameter		Description		Speed Options		Unit
JEDEC	Std			70	90	
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	70	90	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min		0	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	45	45	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min	35	45	ns
t_{WHDX}	t_{DH}	Data Hold Time	Min		0	ns
	t_{OES}	Output Enable Setup Time	Min		0	ns
t_{GHWL}	t_{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min		0	ns
t_{ELWL}	t_{CS}	CE# Setup Time	Min		0	ns
t_{WHEH}	t_{CH}	CE# Hold Time	Min		0	ns
t_{WLWH}	t_{WP}	Write Pulse Width	Min	35	35	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min		30	ns
	$t_{SR/W}$	Latency Between Read and Write Operations	Min		20	ns
t_{WHWH1}	t_{WHWH1}	Programming Operation (Note 2)	Byte	Typ	9	μ s
			Word	Typ	11	
t_{WHWH1}	t_{WHWH1}	Accelerated Programming Operation, Word or Byte (Note 2)	Typ		7	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ		0.7	sec
	t_{VCS}	V _{CC} Setup Time (Note 1)	Min		50	μ s
	t_{RB}	Recovery Time from RY/BY#	Min		0	ns
	t_{BUSY}	Program/Erase Valid to RY/BY# Delay	Max		90	ns

AC Characteristics




Figure 11: Write operation timing constraints and signal waveforms [15]

4.3.2.1 Tri-state Data Bus Buffer

As the system is using the data wires to read in and write out, a tri-state buffer is required for the data bus to allow bidirectional functionality. By having a tri-state buffer, it ensures that only one direction can drive the bus at any one time, therefore at all other times, the line is driven to high impedance and eliminates any bus contentions [14].




Figure 12: Diagram and truth table for [16]

4.3.4 Flash Memory Operation – Erase

To perform an erase operation, a 6-cycle command sequence is used similarly to the write operation. This sequence can be found under the ‘Sector Erase’ row within figure 10 and enables a user to clear the entire contents of a 64kb sector. This is especially useful as data cannot be overwritten once set, therefore, if a user wants to change a specific byte in an address location, they must first erase the sector and rewrite the byte.

Analogous to the write operation, the flash signals are to be controlled via a separate VHDL process in which the objective is to replicate the waveforms seen in figure 13. If this is done correctly, ensuring the timing constraints are not exceeded, the user is able to erase the entire contents of a memory sector and reset all values back to default bytes of “11111111”.

AC Characteristics




Figure 13: Erase operation signal waveforms [15]

5. Results:

5.1 RS232 Receiver

The VHDL code for the RS232 receiver can be located as figure 26 in the appendix. A simulation of the code within ModelSim-Altera produces the waveform diagram seen in figure 14.

This figure shows the finite state machine, *Rx_state*, transitioning through each of the receiver states in response to the logical values on the *Rx* line. As per the theory in section 4.1, the system waits for the line to drop - indicating the start bit - and uses the *rx_clk_counter* to count 434 clock cycles to the middle of each of the next 8 data bits. At the middle of each data bit, the logical value of the line is stored in the *current_rx_byte* array. Once all 8 bits have been set within the *current_rx_byte* signal, the byte is copied into the *RxBuffer* and stored for later processing.

The simulation suggests, the time taken to move through the entire FSM and read one byte of data is 87us.

5.2 Command Interpreter

The receiver and ASCII to hex conversion VHDL processes are combined and simulated within ModelSim-Altera. The VHDL code can be found as figure 27 in the appendix.

Figure 15 shows the receiver read in 8 consecutive bytes of data via the *Rx* line and store them within the *RxBuffer* as per the results in section 5.1. Once all 8 bytes have been received, the *rx_inputs_complete* flag is set, and the ASCII bytes in *RxBuffer[1]* – *RxBuffer[7]* are converted into the equivalent hexadecimal values using a series of IF statements. The equivalent values are then stored within the *HexBuffer* and the *conversion_complete* flag is triggered.

One important result to note is the time between the *rx_inputs_complete* flag and the *conversions_complete* flag, t_{cc} . This time is basically negligible in comparison to the time taken to receive a command, t_c , emphasising the dominance of the receiver in the system throughput.

5.3 Flash Mode Operations

Once the command interpreter has finished the conversion process, the flash state FSM selects the requested flash mode operation – as per the ASCII value in *RxBuffer[0]* - and executes the signal responses explored within the background theory of section 4.3.

5.3.1 Flash Mode Operation – Read

Figure 16 shows the simulation of the VHDL code whilst undergoing a read operation. This code can be found as figure 28 in the appendix.

The receiver firstly reads in the user inputs and performs the conversion as discussed in section 5.2. The system then checks the value in *RxBuffer[0]*. As this value is “01110010” or ASCII ‘r’, it indicates to the system that the user wants to perform a read operation and thus moves the *Flash_state* FSM into the *Read* state. While in the read state, the FPGA executes the relevant flash signal logic as per the background theory explained in section 4.3.1. The most important feature in figure 16 is the point at which the contents of the *flash_data* signal are copied across to *Tx_output_byte*, 2 clock cycles after the OE signal goes low. This confirms that in simulation, the system can successfully retrieve contents of the flash memory.

The read cycle time, t_{rc} (80ns) is the time taken to perform the read operation on the flash memory. Time, t_{roc} (160ns) is the read operation complete time, which equates the time taken for the system to move through the entire read FSM cycle, complete the read operation and return to an idle state.




Figure 16: Simulated results for read operation

5.3.2 Flash Mode Operation – Erase

Figure 17 shows the simulation results of the system undergoing an erase operation. The VHDL code can be found as figure 28 in the appendix.

The receiver firstly reads the inputs and completes the hex conversion identically that of the read operation. However, as input 1 in the *RxBuffer[0]* is “01100101” or ASCII character ‘e’, the flash FSM moves into the *Erase* state and sets the flash *Reset*, *OE* and *WE* signals to the correct initial values. The 6-cycle erase sequence - explained in section 4.3.4 - is then observed, comprising of 5 unlock cycles and a 6th sector address cycle in which the user-selected sector is inserted onto the *flash_address* wires. The entire erase process from the conversions completed pulse to the *Flash_state* FSM returning to idle takes 23 clock cycles – equivalent to 460ns.




Figure 17: Simulated results for erase operation

5.3.3 Flash mode operation - Write

Figure 18 shows the results of a ModelSim-Altera simulation whilst the system undergoes a write operation. The VHDL code for this process can be found as figure 28 in the appendix.

The simulated waveform in figure 18 completes the exact same receive and convert processes as discussed in the two previous flash operations. The system checks the contents of the *RxBuffer[0]* for a 'w' and transitions the *Flash_state* FSM into the *Write* state. While in the write state, the VHDL code is designed to set the flash signals as per the 4-cycle command sequence explained within section 4.3.2. On the final write cycle, the user inputted data and addresses are set onto the *flash_data* and *flash_address* wires respectively, and the byte of data is written into the memory.

The time taken to complete this entire write operation takes 16 clock cycles – equivalent to 320ns.




Figure 18: Simulated results for write operation

5.4 RS232 Transmitter

Once the FPGA has successfully completed the requested operation, the transmitter VHDL process is triggered to return either; a success message for an erase or write operation or the requested byte of data from a read operation. Below is the simulated waveform of the transmitter responding to a read operation. The VHDL process can be found as figure 29 in the appendix.

Figure 19 shows the system responding to a requested read operation. In response to this request the transmitter FSM Tx_state transitions through *Idle*, *Start*, *Data* and *Stop* states and transmits an array of bytes by setting the output of the Tx line in accordance with the theory stated in section 4.1. The array of bytes transmitted, *current_read_message*, consists of the read data from memory, Tx_output_byte , followed by the ASCII byte equivalent values for “Read complete!”. Success messages for write and erase requests were also stored within separate arrays and transmitted upon a successful write or erase operation.

The time taken to transmit the requested byte of data, t_{td} , is 87us whilst the total time taken to transmit the byte of data plus the success message, t_{tm} , is approximately 1.65ms.




Figure 19: Simulated waveform for transmitting results of a read operation

5.5 Complete System Performance

The table below shows the system performance for each of the 3 flash modes of operation without the additional success messages. The calculations for these timings can be found in the appendix in section 9.3.

Operation	Time taken receive command, T_c (us)	T_c as a percent age of T_t (%)	Time taken to perform flash operation, T_o (ns)	T_o as a percen tage of T_t (%)	Time taken to transmit result, T_r (us)	T_r as a percen tage of T_t (%)	Total time for entire operatio n, T_t (us)
Read	522	85.69	160	0.026	87	14.28	609.16
Erase	522	99.91	460	0.088	X	-	522.46
Write	696	99.95	320	0.046	X	-	696.32

Figure 20: Performance timings for each mode of operation

Figure 21 visualises the effect that each component has on the throughput of the system. As can be seen, the transmitter and receiver account for over 99% of the completion time of each operation and thus demonstrates the dominance these components have on the performance of the system.

Throughput diagrams for each operation




Figure 21: Throughput diagrams for each operation

5.6 System Hardware Implementation

To test the functionality of the entire system, each of the previously simulated VHDL processes are combined into one script, and the code is synthesized onto the DE1 development board. The board is then connected to the PC via an RS232 connection and a serial terminal is opened on the PC. The combined entire VHDL script is found within the appendix.

Firstly, before any read or write operations are executed, the sector AAAAAA is erased by typing “eAAAAA” into the serial terminal. Figure 22 shows the response from the transmitter.



Figure 22: System response to an erase operation

Secondly, an arbitrary byte, x4C, or ASCII “L” is written into the memory address AAAAAA by typing the command “wAAAAA4C”. The system responded with a write success message as seen in figure 23.



Figure 23: System response to a write operation

Lastly, to confirm the byte has been successfully written, it is then read out using the command “rAAAAA”. As can be seen from figure 24, the system successfully reads out the correct byte, demonstrating the success of the entire functionality of the system.



Figure 24: System response to a read operation

6. Discussions:

6.1 Receiver

6.1.1 Receiver Performance

From the receiver simulation timings in figure 14, the system took approximately 87us to successfully receive and process 10 bytes of data and return to an idle state. This indicates that in theory, the system could operate at a maximum rate of :

$$\text{Data Rate (bytes/second)} = \frac{1}{\text{Bit Period}} = \frac{1}{87 \times 10^{-6}} = 11494.3 \text{ bytes/second (v)}$$

in comparison to the theoretical maximum of 11520 bytes per second calculated in equation iv. This means that the interface is operating at an efficiency of approximately 99.78%. The 0.22% loss is likely due to various signal overheads within the VHDL code such as state transitions and signal resets. This high receiver efficiency is extremely important as figure 21 illustrates the dominance the receiver has on the performance of the entire system. Therefore, the high receiver efficiency indicates that the system is operating at almost full capacity.

6.2 Command Interpreter

6.2.1 Command Interpreter Analysis

The simulation shows that time taken to complete the ASCII to hex conversion is negligible in comparison to the time taken for the RS232 receiver to receive a command, thus the interpreter will have little to no impact on the performance of the system.

6.2.2 ASCII to Hex Converter Assumptions

One assumption that should be made is that the user operating the system should understand the format of the commands they are entering. For example, when requesting flash operations, the user must address the locations using hexadecimal values. If a user types a non-hex character such as a “K”, this will be stored as x0 and could generate errors. Therefore, the user must correctly input valid hex addresses for the system to work. With an extension on the scope of this project, a user interface could have been created to transmit the data to the FPGA which could have included an input error mechanism. For this project however, it is assumed that the user knows the input format.

If this is assumed, then figure 15 demonstrates that the command interpreter successfully converts the ASCII bytes to the respective hex value and thus contributes to the aims and objectives stated in the introduction.

6.3 Flash Mode Operation – Read

6.3.21 Flash Read Operation Performance

In terms of performance, the read simulation can be analysed in comparison to the datasheet timing requirements of the flash memory read operation. As observed in figure 9 within the background theory, the datasheet states that an entire read cycle time, t_{rc} , takes a minimum of 70ns with the most notable delay being the OE to valid output delay, t_{oe} , being a maximum time of 30ns.

From the simulated waveform in figure 16, it can be seen that the read cycle time between setting the address wires and producing a valid output took 80ns - in comparison to the minimum timing constraint of 70ns stated on the datasheet. This appears to be an efficient design, however, does not account for the additional time taken to move through the FSM and reset the system for subsequent operations. This time, t_{roc} , was 160ns however, as mentioned before and shown in figure 21, this time is negligible in comparison to the processing time of the RS232 receiver, therefore has no major impact on the performance of the system.

6.4 Flash Mode Operation – Erase

6.4.3 Flash Erase Performance Analysis

Figure 17 shows the simulated timings of an entire sector erase process lasting 460ns. The minimum possible time taken for this 6-cycle process can be calculated using the timing constraints in figure 13. If the minimum time taken for 1 write cycle is 70ns then, the fastest execution for a 6-cycle process would be 420ns. This infers that the simulation is approximately 91% efficient when performing flash erase operations. However, as previously mentioned and shown within the table of figure 20, the time taken to complete the flash signals is only 0.088% of the entire time of the entire operation. Therefore, the efficiency of the erase process is sufficient to not hinder the performance of the system and thus meets a portion of the third aims and objectives stated within the introduction.

6.5 Flash Mode Operation – Write

6.5.3 Flash Write Operation Performance

The timing requirements in figure 11 state that each write cycle takes a minimum of 70ns, meaning a 4-cycle operation command sequence such as a write operation should take a minimum of 280ns. The entire write process within the simulation in figure 18 took 320ns to complete - which implies that the write operation is 87.5% efficient. Once again - as shown in the table of figure 20 - this performance is virtually negligible as it only accounts for 0.046% of the entire write operation timings. Therefore, the efficiency of this process is sufficient and successfully meets aims and objectives three, stated in the introduction.

6.6 Transmitter

6.6.2 Transmitter Performance

The transmitted success messages are only generated to provide an aesthetic user interface for the design. However, to maximise performance, these are not to be included as they introduce performance penalties for transmitting extra bytes of information. Therefore, the transmitter is only used for read operations. In this case, the simulation took approximately 87us to transmit the result back to the user. This is identical to the speed of the receiver and thus operates at a similar efficiency of 99.78%. This is extremely beneficial considering, this performance accounts for almost 15% of the throughput of a read operation.

7. Conclusion:

Overall, the system can successfully retrieve and interpret user commands from a serial terminal, perform requested read, write, or erase operations, and transmit the results back to the user. The success of these three specifications confirms that every one of the aims and objectives stated within the introduction have been met.

The results of the simulation demonstrate the importance of the performance of the RS232 interface. With the transmitter and receiver accounting for over 99% of the total time of each operation, the effectiveness of the entire communication channel is dominated by these two processes. Thus, a 99% bit rate efficiency on both interfaces means the system is almost working at its theoretical maximum speed, therefore there will be no bottlenecks when operating the interface at high data rates.

At the moment, the user can only access 1 byte at a time, however, to improve the entire system performance, a buffer could be introduced into the system to allow the user to request access to an entire block by stating the address of the start of a block. This slight adjustment would improve the performance of the system as it would remove the need to request each byte of data individually which would remove multiple lots of receiver delays. Also, by introducing block access, the system would have the capabilities to be used directly as an arbitrary filesystem which was as intended. This was not entirely completed as this project was mostly concerned with the actual serial-to-memory interface. However, with slight adjustments to either the user side or internal to the controller, the block access can be easily achieved.

8. References:

- [1] J. Schaumann, "Storage Models" in *Principles of System Administration*, 1st ed. 2021, p. 76. [Online]. Available: <https://www.netmeister.org/book/principles-of-system-administration.pdf>
- [2] G. R. Smith, "FPGA Development Phases" in *FPGAs 101*. Newnes, 2010, pp. 43-55. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9781856177061000035>
- [3] D. M. Harris and S. L. Harris, "Hardware Description Languages" in *Digital Design and Computer Architecture*, 2nd ed. Morgan Kaufmann, 2013, pp. 172-237. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9780123944245000045>
- [4] "Advantages of FPGA | Disadvantages of FPGA", Rfwireless-world.com, 2021. [Online]. Available: <https://www.rfwireless-world.com/Terminology/Advantages-and-Disadvantages-of-FPGA.html>. [Accessed: 20- May- 2021].
- [5] Altera. *DE1 Development and Education Board User Manual v1.2.1*. (2012). Accessed: May,20,2021. [Online]. Available: https://www.intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-4904342209-de1-usermanual.pdf
- [6] N. I. Rafla and B. L. Davis, "A Study of Finite State Machine Coding Styles for Implementation in FPGAs", *IEEE International Midwest Symposium on Circuits and Systems*, vol. 49, p. 337, 2006. Available: <https://core.ac.uk/download/pdf/61743673.pdf>. [Accessed 20 May 2021].
- [7] M. Ben-Ari and F. Mondada, "Finite State Machines" in *Elements of Robotics*, 1st ed. Springer, Cham, 2018, pp. 55-61. [Online]. Available: https://link.springer.com/chapter/10.1007/978-3-319-62533-1_4
- [8] J. Corbet, A. Rubini and G. Kroah-Hartman, "Block Drivers" in *Linux device drivers*, 3rd ed. O'Reilly, 2005, pp. 464-496. [Online]. Available: <https://lwn.net/Kernel/LDD3/>
- [9] T. Staerk, "Blocks, block devices and block sizes", *Linuxintro.org*, 2008. [Online]. Available: http://www.linuxintro.org/wiki/Blocks,_block_devices_and_block_sizes [Accessed: 20- May- 2021].
- [10] J. Main, "How RS232 Works: The Easy Guide to RS232.", Best Microcontroller Projects, 2021. [Online]. Available: <https://www.best-microcontroller-projects.com/how-rs232-works.html>. [Accessed: 20- May- 2021].
- [11] "Serial Communication - learn.sparkfun.com", *Learn.sparkfun.com*, 2021. [Online]. Available: <https://learn.sparkfun.com/tutorials/serial-communication/all>. [Accessed: 20-May- 2021].
- [12] P. An, "RS232 Serial Interface" in *PC interfacing using Centronic, RS232 and game ports*. Oxford: Newnes, 2002, pp. 13-17. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/B9780750636377500031>
- [13] "ASCII Table", *LookUpTables*. [Online]. Available: <http://www.asciitable.com/>, Accessed: May,20,2021.

[14] R. Keim, "UART Baud Rate: How Accurate Does It Need to Be?", *All About Circuits*, 2017. [Online]. Available: <https://www.allaboutcircuits.com/technical-articles/the-uart-baud-rate-clock-how-accurate-does-it-need-to-be/>. [Accessed: 20- May- 2021].

[15] Spansion. *S29AL032D70TFI040 Datasheet v3*. (2005). Accessed: May,20,2021. [Online]. Available: <https://www.alldatasheet.com/datasheet-pdf/pdf/109889/SPANSION/S29AL032D70TFI040.html>

[16] Y. Stoyanov, "Digital Buffers And Their Usage - Open4Tech", *Open4Tech*, 2021. [Online]. Available: <https://open4tech.com/digital-buffers-and-their-usage/>. [Accessed: 20-May- 2021].

9. Appendix:

9.1 Flash to DE1 Connection Schematics




Figure 25: Schematic of flash memory connections to FPGA on the DE1 development board [5]

9.2 VHDL Code

```

99 Receive: PROCESS (clock)
100 BEGIN
101
102 IF rising_edge(clock) THEN
103
104 CASE Rx_state IS
105
106 WHEN RxIdle =>
107     current_rx_byte <= "00000000";
108     IF(Rx = '0') THEN
109         rx_clk_counter <= 0;
110         Rx_state <= RxStart;
111     ELSE
112         Rx_state <= RxIdle;
113     END IF;
114
115 WHEN RxStart =>
116     IF(rx_clk_counter = (rx_clks_per_bit/2)) THEN
117         IF Rx = '0' THEN
118             rx_clk_counter <= 0;
119             Rx_state <= RxData;
120         ELSE
121             Rx_state <= RxIdle;
122         END IF;
123     ELSE
124         rx_clk_counter <= rx_clk_counter + 1;
125         Rx_state <= RxStart;
126     END IF;
127
128 WHEN RxData =>
129     IF(rx_clk_counter < rx_clks_per_bit) THEN
130         rx_clk_counter <= rx_clk_counter + 1;
131         Rx_state <= RxData;
132         ELSE IF(rx_databit_index < 8) THEN
133             current_rx_byte(rx_databit_index) <= Rx;
134             rx_databit_index <= rx_databit_index + 1;
135             rx_clk_counter <= 0;
136             Rx_state <= RxData;
137         ELSE
138             rx_clk_counter <= 0;
139             rx_databit_index <= 0;
140             Tx_ByteLEds <= current_rx_byte;
141             RxBuffer(rx_input_counter) <= current_rx_byte;
142             rx_input_counter <= rx_input_counter + 1;
143             Rx_state <= RxStop;
144         END IF;
145     END IF;
146
147 WHEN RxStop =>
148     IF(rx_clk_counter < rx_clks_per_bit) THEN
149         rx_clk_counter <= rx_clk_counter + 1;
150         Rx_state <= RxStop;
151     ELSE
152         Rx_state <= RxIdle;
153     END IF;
154
155 WHEN OTHERS =>
156     Rx_state <= RxIdle;
157
158 END CASE;
159
160 IF(RxBuffer(0) = x"77") THEN
161     rx_expected_inputs <= 8;
162 ELSE
163     rx_expected_inputs <= 6;
164 END IF;
165
166 --After all 8 inputs, set next stage flags--
167 IF(rx_input_counter = rx_expected_inputs) THEN
168     rx_inputs_complete <= '1';
169     rx_input_counter <= 0;
170 END IF;
171 IF(buffer_index = rx_expected_inputs-1) THEN
172     rx_inputs_complete <= '0';
173 END IF;
174
175
176 END IF;
177
178 END PROCESS Receive;
179

```

--At the rising edge of the clock do the following

--FSM to receive bytes of data via an RS232 wire

--System waits in idle state until Rx goes low

--Initialises current byte to be empty

--When Rx goes low, system moves into idle state

--If Rx remains high, system idles

--When in start state, system counts a half bit period and checks if line is still low

--If the start bit is still low then start is validated and system moves to data state

--If start bit is not low, then start is invalid and system moves back to idle state

--Counting up clock cycles to half bit period

--System counts 1 bit period to find middle of data bit

--Stores the line value in next bit of array

--Repeated for all 8 bits

--Once system has all 8 data bits

--Resets clock counter and index

--Shows current byte on LEDs

--Stores byte in appropriate location in receive buffer

--Moves to stop state

--When in stop state, system counts 1 bit period and validates stop bit

--Once detected, moved back to idle state

--Error handler, to reset system to idle

--If a write operation is required, expect 8 inputs (2 extra for byte to write)

--Else just expect 6

--After 8 inputs, tell next process to start

--Reset inputs counter

--If then next stage completes the conversions

--Reset the flag

Figure 26: VHDL code for receiver


```

1 Converter: PROCESS (clock,rx_inputs_complete)                                --Process is activated when the all 8 inputs are stored in receive buffer
2 BEGIN
3
4 IF rising_edge(clock) THEN
5
6 CASE Conv_state IS                                                         --FSM converts ASCII inputs to hex values to be interpreted by flash device
7
8 WHEN ConvIdle =>                                                         --Process idles & waits for inputs to be complete
9     conversion_complete <= '0';                                         --While system idles, the conversions are not complete, therefore the next process is held
10    IF(rx_inputs_complete = '1') THEN                                     --If inputs are complete move to next state and begin converting
11        Conv_state <= ConvProcessing;
12    END IF;
13
14 WHEN ConvProcessing =>
15    IF (buffer_index<rx_expected_inputs-1) THEN                             --Cycle through the 2nd-8th received byte and convert from ASCII values to hex values
16        IF RxBuffer(buffer_index+1) <= "00110000" THEN                 --IF 0 (30)         --Converting ASCII values to hex values and storing in hex buffer
17            HexBuffer(buffer_index) <= x"0";
18            buffer_index <= buffer_index+1;
19            ELSE IF RxBuffer(buffer_index+1) <= "00110001" THEN         --IF 1 (31)
20                HexBuffer(buffer_index) <= x"1";
21                buffer_index <= buffer_index+1;
22            ELSE IF RxBuffer(buffer_index+1) <= "00110010" THEN         --IF 2 (32)
23                HexBuffer(buffer_index) <= x"2";
24                buffer_index <= buffer_index+1;
25            ELSE IF RxBuffer(buffer_index+1) <= "00110011" THEN         --IF 3 (33)
26                HexBuffer(buffer_index) <= x"3";
27                buffer_index <= buffer_index+1;
28            ELSE IF RxBuffer(buffer_index+1) <= "00110100" THEN         --IF 4 (34)
29                HexBuffer(buffer_index) <= x"4";
30                buffer_index <= buffer_index+1;
31            ELSE IF RxBuffer(buffer_index+1) <= "00110101" THEN         --IF 5 (35)
32                HexBuffer(buffer_index) <= x"5";
33                buffer_index <= buffer_index+1;
34            ELSE IF RxBuffer(buffer_index+1) <= "00110110" THEN         --IF 6 (36)
35                HexBuffer(buffer_index) <= x"6";
36                buffer_index <= buffer_index+1;
37            ELSE IF RxBuffer(buffer_index+1) <= "00110111" THEN         --IF 7 (37)
38                HexBuffer(buffer_index) <= x"7";
39                buffer_index <= buffer_index+1;
40            ELSE IF RxBuffer(buffer_index+1) <= "00111000" THEN         --IF 8 (38)
41                HexBuffer(buffer_index) <= x"8";
42                buffer_index <= buffer_index+1;
43            ELSE IF RxBuffer(buffer_index+1) <= "00111001" THEN         --IF 9 (39)
44                HexBuffer(buffer_index) <= x"9";
45                buffer_index <= buffer_index+1;
46            ELSE IF RxBuffer(buffer_index+1) <= "01000001" THEN         --IF A (41)
47                HexBuffer(buffer_index) <= x"A";
48                buffer_index <= buffer_index+1;
49            ELSE IF RxBuffer(buffer_index+1) <= "01000010" THEN         --IF B (42)
50                HexBuffer(buffer_index) <= x"B";
51                buffer_index <= buffer_index+1;
52            ELSE IF RxBuffer(buffer_index+1) <= "01000011" THEN         --IF C (43)
53                HexBuffer(buffer_index) <= x"C";
54                buffer_index <= buffer_index+1;
55            ELSE IF RxBuffer(buffer_index+1) <= "01000100" THEN         --IF D (44)
56                HexBuffer(buffer_index) <= x"D";
57                buffer_index <= buffer_index+1;
58            ELSE IF RxBuffer(buffer_index+1) <= "01000101" THEN         --IF E (45)
59                HexBuffer(buffer_index) <= x"E";
60                buffer_index <= buffer_index+1;
61            ELSE IF RxBuffer(buffer_index+1) <= "01000110" THEN         --IF F (46)
62                HexBuffer(buffer_index) <= x"F";
63                buffer_index <= buffer_index+1;
64            ELSE HexBuffer(buffer_index) <= x"0";                         --IF value inputted is not a hex value(0-F) then set as 0
65            buffer_index <= buffer_index+1;
66        END IF;
67    END IF;
68    END IF;
69    END IF;
70    END IF;
71    END IF;
72    END IF;
73    END IF;
74    END IF;
75    END IF;
76    ELSE
77        buffer_index <= 0;
78        Conv_state <= ConvFinish;
79        END IF;
80
81 WHEN ConvFinish =>                                                         --In finishing state, trigger conversion complete flag for next process and return to idle
82     conversion_complete <= '1';
83     Conv_state <= ConvIdle;
84
85 WHEN others =>                                                         --Error handler to return to idle
86     Conv_state <= ConvIdle;
87
88 END CASE;
89 END IF;
90
91 END PROCESS Converter;

```

Figure 27: VHDL Code for ASCII to Hex Converter

```

79 Flash_operation: PROCESS(clock,conversion_complete)                                --Process is triggered after inputs are complete and have been converted to hex values
80 BEGIN
81 IF rising_edge(clock) THEN
82
83 CASE Flash_state IS
84
85 WHEN FlashIdle =>
86 IF (conversion_complete = '1') THEN
87 Flash_state <= FlashMode;
88 END IF;
89
90 WHEN FlashMode =>
91 IF RxBuffer(0) = "01100101" THEN
92 Flash_state <= FlashErase;
93 ELSE IF RxBuffer(0) = "01110111" THEN
94 Flash_state <= FlashWrite;
95 ELSE IF RxBuffer(0) = "01110010" THEN
96 Flash_state <= FlashRead;
97 END IF;
98 END IF;
99
100 END IF;
101
102 WHEN FlashErase =>
103 bidir_enable <= '1';
104 flash_reset <= '1';
105 flash_oe <= '1';
106 flash_we <= '0';
107 flash_address <= "00" & x"00AAAA";
108 write_data_out <= x"AA";
109 IF (erase_clk_counter < 2) THEN
110 erase_clk_counter <= erase_clk_counter + 1;
111 ELSE
112 flash_we <= '1';
113 flash_address <= "00" & x"005555";
114 write_data_out <= x"55";
115 IF(erase_clk_counter < 4) THEN
116 erase_clk_counter <= erase_clk_counter + 1;
117 ELSE
118 flash_we <= '0';
119 IF (erase_clk_counter < 6) THEN
120 erase_clk_counter <= erase_clk_counter + 1;
121 ELSE
122 flash_we <= '1';
123 flash_address <= "00" & x"00AAAA";
124 write_data_out <= x"90";
125 IF(erase_clk_counter < 8) THEN
126 erase_clk_counter <= erase_clk_counter + 1;
127 ELSE
128 flash_we <= '0';
129 IF (erase_clk_counter < 10) THEN
130 erase_clk_counter <= erase_clk_counter + 1;
131 ELSE
132 flash_we <= '1';
133 flash_address <= "00" & x"00AAAA";
134 write_data_out <= x"AA";
135 IF(erase_clk_counter < 12) THEN
136 erase_clk_counter <= erase_clk_counter + 1;
137 ELSE
138 flash_we <= '0';
139 IF (erase_clk_counter < 14) THEN
140 erase_clk_counter <= erase_clk_counter + 1;
141 ELSE
142 flash_we <= '1';
143 flash_address <= "00" & x"005555";
144 write_data_out <= x"55";
145 IF(erase_clk_counter < 16) THEN
146 erase_clk_counter <= erase_clk_counter + 1;
147 ELSE
148 flash_we <= '0';
149 IF (erase_clk_counter < 18) THEN
150 erase_clk_counter <= erase_clk_counter + 1;
151 ELSE
152 flash_we <= '1';
153 flash_address <= "01" & HexBuffer(0) & HexBuffer(1) & HexBuffer(2) & HexBuffer(3) & HexBuffer(4);
154 write_data_out <= x"30";
155 erase_cycle_complete <= '1';
156 IF(erase_clk_counter < 20) THEN
157 erase_clk_counter <= erase_clk_counter + 1;
158 ELSE
159 flash_we <= '0';
160 IF (erase_clk_counter < 22) THEN
161 erase_clk_counter <= erase_clk_counter + 1;
162 ELSE
163 --Clean up--
164 flash_we <= '1';
165 erase_clk_counter <= 0;
166 bidir_enable <= '0';
167 erase_cycle_complete <= '0';

```

*Figure 28 continued onto next page

```

368         Flash_state <= FlashIdle;
369     END IF;
370 END IF;
371 END IF;
372 END IF;
373 END IF;
374 END IF;
375 END IF;
376 END IF;
377 END IF;
378 END IF;
379 END IF;
380
381
382
383
384 WHEN FlashWrite =>
385     bidir_enable <= '1';
386     flash_reset <= '1';
387     flash_oe <= '1';
388     flash_address <= "00" & x"00AAA";
389     write_data_out <= x"AA";
390     IF (write_clk_counter < 4) THEN
391         write_clk_counter <= write_clk_counter + 1;
392     ELSE
393         flash_we <= '0';
394         IF (write_clk_counter < 8) THEN
395             write_clk_counter <= write_clk_counter + 1;
396         ELSE
397             flash_we <= '1';
398             flash_address <= "00" & x"00555";
399             write_data_out <= x"55";
400             IF (write_clk_counter < 12) THEN
401                 write_clk_counter <= write_clk_counter + 1;
402             ELSE
403                 flash_we <= '0';
404                 IF (write_clk_counter < 16) THEN
405                     write_clk_counter <= write_clk_counter + 1;
406                 ELSE
407                     flash_we <= '1';
408                     flash_address <= "00" & x"00AAA";
409                     write_data_out <= x"A0";
410                     IF (write_clk_counter < 20) THEN
411                         write_clk_counter <= write_clk_counter + 1;
412                     ELSE
413                         flash_we <= '0';
414                         IF (write_clk_counter < 24) THEN
415                             write_clk_counter <= write_clk_counter + 1;
416                         ELSE
417                             flash_we <= '1';
418                             flash_address <= "01" & HexBuffer(0) & HexBuffer(1) & HexBuffer(2) & HexBuffer(3) & HexBuffer(4);
419                             write_data_out <= HexBuffer(5) & HexBuffer(6);
420                             write_cycle_complete <= '1';
421                             IF (write_clk_counter < 28) THEN
422                                 write_clk_counter <= write_clk_counter + 1;
423                             ELSE
424                                 flash_we <= '0';
425                                 IF (write_clk_counter < 32) THEN
426                                     write_clk_counter <= write_clk_counter + 1;
427                                 ELSE
428                                     --Clean up--
429                                     flash_we <= '1';
430                                     write_clk_counter <= 0;
431                                     bidir_enable <= '0';
432                                     write_cycle_complete <= '0';
433                                     Flash_state <= FlashIdle;
434
435                                 END IF;
436                             END IF;
437                         END IF;
438                     END IF;
439                 END IF;
440             END IF;
441         END IF;
442     END IF;
443
444 WHEN FlashRead =>
445     bidir_enable <= '0';
446     flash_reset <= '1';
447     flash_we <= '1';
448     flash_oe <= '1';
449     flash_address <= "01" & HexBuffer(0) & HexBuffer(1) & HexBuffer(2) & HexBuffer(3) & HexBuffer(4);
450     IF (read_clk_counter < 2) THEN
451         read_clk_counter <= read_clk_counter + 1;
452     ELSE
453         flash_oe <= '0';
454         IF (read_clk_counter < 4) THEN
455             read_clk_counter <= read_clk_counter + 1;
456         ELSE
457             Data_LEDS <= read_data_in;
458             Tx_output_byte <= read_data_in;
459             read_cycle_complete <= '1';
460             IF (read_clk_counter < 6) THEN
461                 read_clk_counter <= read_clk_counter + 1;
462             ELSE
463                 flash_oe <= '1';
464                 read_cycle_complete <= '0';
465                 read_clk_counter <= 0;
466                 bidir_enable <= '0';
467                 Flash_state <= FlashIdle;
468             END IF;
469         END IF;
470     END IF;
471 END IF;
472
473 WHEN others =>
474     Flash_state <= FlashIdle;
475
476 END CASE;
477
478 END IF;
479
480 END PROCESS Flash_operation;

```

--If user commanded a write operation, the following state is executed
--Enable tristate flash data bus signal (write_data_out) to drive flash data bus
--Flash inputs are set
--Flash write unlock cycle data and addresses are set
--System waits for 2 clock cycles to write data to addresses and resets for an extra 2 cycles (35ns min)
--System sets the second unlock cycle data and addresses
--Waits 4 clock cycles and write to flash
--System sets third write cycle data and addresses
--System sets fourth write cycle data and addresses
--Addresses are determined by user inputs
--Data determined by user inputs
--System completes cycle
--Resets inputs and counters
--Resets tristate signal and returns to idle
--If user requests a read operation, the following state is executed
--Tristate signal is disabled
--Flash inputs are set
--Flash address of memory location to be read is set according to user input
--System waits for 2 clock cycles (35ns min) and outputs data in memory
--After 2 clock cycles the data is valid
--Data on bus is copied to the LEDs & stored as output byte
--Flash inputs are reset
--Counters reset and bidirectional signal disabled
--Error handler to return to idle

Figure 28: Flash mode operator FSM

```

484 Transmit_read_result: PROCESS (clock, read_cycle_complete, erase_cycle_complete, write_cycle_complete) --Process to transmit result of read operation back to user
485 BEGIN
486 IF rising_edge(clock) THEN
487
488 IF (read_cycle_complete = '1') THEN --Set internal flags if flash processes have been completed
489   TxRead <= '1';
490   ELSE IF (erase_cycle_complete = '1') THEN
491     TxErase <= '1';
492     ELSE IF (write_cycle_complete = '1') THEN
493       TxWrite <= '1';
494     END IF;
495   END IF;
496 END IF;
497
498 CASE Tx_State IS --FSM to transmit message back to user via RS232
499
500 WHEN TxIdle =>
501   Tx <= '1'; --While in an idle state drive the output line high
502   IF (TxRead = '1' OR TxErase = '1' OR TxWrite = '1' OR TxReadMessage = '1') THEN --When any flash operation completed, move to start state
503     Tx_State <= TxStart;
504   END IF;
505
506 WHEN TxStart =>
507   Tx <= '0'; --When arriving at start state, set output line low to act as start bit for receiver
508   IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN --After 1 bit period move to the data state of whichever operation has completed
509     Tx_ClockCounter <= Tx_ClockCounter + 1;
510     Tx_State <= TxStart;
511   ELSE
512     Tx_ClockCounter <= 0;
513     IF (TxRead = '1') THEN
514       Tx_State <= TxReadData;
515     ELSE IF (TxErase = '1') THEN
516       Tx_State <= TxEraseData;
517     ELSE IF (TxWrite = '1') THEN
518       Tx_State <= TxWriteData;
519     ELSE IF (TxReadMessage = '1') THEN
520       Tx_State <= TxReadDataMessage;
521     END IF;
522   END IF;
523 END IF;
524
525 WHEN TxEraseData => --If erase operation has been completed
526   Current_erase_message <= EraseMessage(EraseMessageIndex); --Cycle through each bit of each erase message letter and transmit it onto the Tx line
527   Tx <= Current_erase_message(EraseCharacterIndex);
528   IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
529     Tx_ClockCounter <= Tx_ClockCounter + 1;
530     Tx_State <= TxEraseData;
531   ELSE
532     Tx_ClockCounter <= 0;
533     IF (EraseCharacterIndex < 7) THEN --Go through every letter and increment by 1
534       Tx_ClockCounter <= 0;
535       EraseCharacterIndex <= EraseCharacterIndex + 1;
536       Tx_State <= TxEraseData;
537     ELSE --When each byte sent, move to stop state
538       Tx_ClockCounter <= 0;
539       EraseCharacterIndex <= 0;
540       Tx_State <= TxStop;
541     END IF;
542   END IF;
543 END IF;
544
545 WHEN TxWriteData => --If write operation has been completed
546   Current_write_message <= WriteMessage(WriteMessageIndex); --Cycle through each bit of each write message letter and transmit it onto the Tx line
547   Tx <= Current_write_message(WriteCharacterIndex);
548   IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
549     Tx_ClockCounter <= Tx_ClockCounter + 1;
550     Tx_State <= TxWriteData;
551   ELSE
552     Tx_ClockCounter <= 0;
553     IF (WriteCharacterIndex < 7) THEN
554       Tx_ClockCounter <= 0;
555       WriteCharacterIndex <= WriteCharacterIndex + 1;
556       Tx_State <= TxWriteData;
557     ELSE --When each byte been sent, move to stop state
558       Tx_ClockCounter <= 0;
559       WriteCharacterIndex <= 0;
560       Tx_State <= TxStop;
561     END IF;
562   END IF;
563 END IF;
564
565 WHEN TxReadDataMessage => --When if read operation has been completed
566   Current_read_message <= ReadMessage(ReadMessageIndex-1); --Cycle through each bit of each read message letter and transmit it onto the Tx line
567   Tx <= Current_read_message(ReadCharacterIndex);
568   IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
569     Tx_ClockCounter <= Tx_ClockCounter + 1;
570     Tx_State <= TxReadDataMessage;
571   ELSE
572     Tx_ClockCounter <= 0;
573     IF (ReadCharacterIndex < 7) THEN
574       Tx_ClockCounter <= 0;
575       ReadCharacterIndex <= ReadCharacterIndex + 1;
576       Tx_State <= TxReadDataMessage;
577     ELSE --When each byte has been sent, move to stop state
578       Tx_ClockCounter <= 0;
579       ReadCharacterIndex <= 0;
580       Tx_State <= TxStop;
581     END IF;
582   END IF;
583 END IF;
584
585 WHEN TxReadData => --When in data state, set the output line equal to the bit of data at the current index of the data byte
586   Tx <= Tx_output_byte(Tx_DataBit_Index); --Count for 1 bit period
587   IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
588     Tx_ClockCounter <= Tx_ClockCounter + 1;
589     Tx_State <= TxReadData;
590   ELSE
591     Tx_ClockCounter <= 0;
592     IF (Tx_DataBit_Index < 7) THEN --Repeat for the remaining 7 bits of the output byte
593       Tx_ClockCounter <= 0;
594       Tx_DataBit_Index <= Tx_DataBit_Index + 1;
595       Tx_State <= TxReadData;
596     ELSE --Once all 8 bits have been transmitted, move to the stop state
597       Tx_ClockCounter <= 0;
598       Tx_DataBit_Index <= 0;
599       TxReadComplete <= '1';
600       TxRead <= '0';
601       Tx_State <= TxStop;
602     END IF;
603   END IF;
604 END IF;
605
606 WHEN TxStop=> --When arriving at stop state, drive line high to act as the stop bit for the receiver
607   Tx <= '1'; --Count for 1 bit period
608   IF (Tx_ClockCounter < Tx_ClocksPerBit) THEN
609     Tx_ClockCounter <= Tx_ClockCounter + 1;
610     Tx_State <= TxStop;
611   ELSE IF (EraseMessageIndex < 18 AND TxErase = '1') THEN --System checks whether all bytes have been sent from each success message
612     Tx_ClockCounter <= 0;
613     EraseMessageIndex <= EraseMessageIndex + 1;
614     Tx_State <= TxIdle;
615   ELSE IF (WriteMessageIndex < 18 AND TxWrite = '1') THEN
616     Tx_ClockCounter <= 0;
617     WriteMessageIndex <= WriteMessageIndex + 1;
618     Tx_State <= TxIdle;
619   ELSE IF (ReadMessageIndex < 18 AND TxReadComplete = '1') THEN

```

*Figure 29 continued onto next page

```

620 TxReadMessage <= '1';
621 Tx_ClockCounter <= 0;
622 ReadMessageIndex <= ReadMessageIndex + 1;
623 Tx_State <= TxIdle;
624 ELSE
625     EraseCharacterIndex <= 0;
626     EraseMessageIndex <= 0;
627     WriteCharacterIndex <= 0;
628     WriteMessageIndex <= 0;
629     ReadCharacterIndex <= 0;
630     ReadMessageIndex <= 0;
631     TxReadComplete <= '0';
632     TxReadMessage <= '0';
633     Tx_ClockCounter <= 0;
634     TxRead <= '0';
635     TxErase <= '0';
636     TxWrite <= '0';
637     Tx_State <= TxIdle;
638 END IF;
639 END IF;
640 END IF;
641 END IF;
642
643
644 WHEN others =>
645     Tx_State <= TxIdle;
646
647 END CASE;
648
649 END IF;
650
651 END PROCESS Transmit_read_result;
652
653
654
655 END rtl;

```

Figure 29: Transmitter interface with success messages

9.3 Calculation of System Performance

*Total time = Time to receive command, T_c +
Time to perform operation, T_o + Time to transmit result, T_r (vi)*

T_c = Time to receive 1 byte \times inputs received (vii)

Read: $T_t = (87 \times 10^{-6} \times 6) + 160 \times 10^{-9} + 87 \times 10^{-6} = 609.16 \times 10^{-6}$ (viii)

Erase: $T_t = (87 \times 10^{-6} \times 6) + 460 \times 10^{-9} = 522.46 \times 10^{-6}$ (ix)

Write: $T_t = (87 \times 10^{-6} \times 8) + 320 \times 10^{-9} = 696.32 \times 10^{-6}$ (x)