EE 435 Verilog Digital Systems Modeling Final Project

Anthony Donaldson Matthew Erhardt

May 2nd 2018

Contents

Design Details 5 params.svh 8 instructionstruct.sv 8 alu.sv 12 ram.sv 13 MemControl.sv 14 cpu.sv 15 MemControl_tb.sv 21 ram_tb.sv 22 program.asm 23 program.bin 33 compile.py 48	Design Overview	3
instructionstruct.sv 8 alu.sv 12 ram.sv 13 MemControl.sv 14 cpu.sv 15 MemControl_tb.sv 21 ram_tb.sv 22 program.asm 23 program.bin 33		
alu.sv 12 ram.sv 13 MemControl.sv 14 cpu.sv 15 MemControl_tb.sv 21 ram_tb.sv 22 program.asm 23 program.bin 33	params.svh	8
ram.sv	instructionstruct.sv	8
MemControl.sv 14 cpu.sv 15 MemControl_tb.sv 21 ram_tb.sv 22 program.asm 23 program.bin 33	alu.sv	12
cpu.sv 15 MemControl_tb.sv 21 ram_tb.sv 22 program.asm 23 program.bin 33	ram.sv	13
MemControl_tb.sv21ram_tb.sv22program.asm23program.bin33	MemControl.sv	14
ram_tb.sv	cpu.sv	15
program.asm	MemControl_tb.sv	21
program.bin33	ram_tb.sv	22
	program.asm	23
compile.py	program.bin	33
	compile.py	48

Design Overview

We designed a β RISC processor using behavioral Verilog. We split up the design into a controller FSM and a data path that controls the ALU and memory. The controller FSM can be seen in Figure 1 and the data path table can be seen in Figure 2.




Figure 1. The Mealy machine representation of the control path.

State	Input	Output
Request Instruction		MAR=PC
Read Instruction		IR=data
Exec Instruction	IR=LD	MAR=Ra+lit
	IR=ST	MDR=Rc
		MAR=Ra+lit
		PC+=4
	IR=DISP,type=int	txbuf+=data
		PC+=4
	IR=DISP,type=float	txbuf+=data
		PC+=4
	IR=DISP,type=String	MAR=PC+4+4*lit
	IR=JMP	Rc=PC+4
	IR=BNE	Rc=PC+4
	IR=DISPC,type=int	MAR=PC+4
	IR=DISPC,type=float	MAR=PC+4
	IR=DISPC,type=String,chars!=0	txbuf+=chars
	IR=DISPC,type=String,else	txbuf+=chars
		PC+=4
	LDR	MAR=PC+4+4*lit
	IR starts with 10	Ara=Ra
		Arb=Rb
		PC+=4
	IR starts with 11	Ara=Ra
		Arb=SIGNEXT(lit)
		PC+=4
Read String		MAR+=4
Read String Memory		MAR +=4
Handle BNE	Ra=0	PC+=4
	Ra!=0	PC+=4+(4*lit)
Handle BEQ	Ra=0	PC+=4+(4*lit)
	Ra!=0	PC+=4
Handle JMP		PC=Ra
Handle LD		Rc=data
		PC+=4
Handle ALU		Rc=data
		PC+=4
Read String	chars!=0	txbuf+=chars
	else	txbuf+=chars
		PC=MAR+4
Read String Memory		txbuf+=chars

Read Int	txbuf+=data PC+=4
Read Float	txbuf+=data PC+=4

Figure 2. A table of the data path's combinational logic

We split up the FSM into a separate module that takes in the instruction register and a few other flags, determines the next state, and outputs flags to the data path. The data flow diagram can be seen below.




Figure 3. A diagram of the data flow within the CPU

Design Details

The ALU is written in behavioral Verilog. It acts as a combinational circuit. It reads the instruction opcode and selects which output to write to the output register based on that opcode. It only supports fixed point operations since the β instruction set only has fixed point operations. However, it could be extended to allow floating point operations if they were designed in Verilog. Verilog does not support floating point operations natively.

The RAM module simply holds 1024 32-bit words or 4KB of memory. It operates on negative edge of the clock to decrease the time required for memory operations. It loads a program on restart which the CPU begins executing immediately. The test program currently takes up 70% of the available RAM. More RAM modules could be easily added by using the Memory Controller module and modifying the memory tasks.

The controller FSM determines what state the CPU is in and sets flags that tell the data path what to do. The controller FSM needs to know if Ra is zero for branch commands and that the characters it reads from memory aren't zero to know when a null terminator was reached when printing a string.

In designing the FSM, we were careful not to modify any variables that could introduce race conditions. For instance, if the RAM module is turned off while the data path is reading, the value of that register would be unknown. States were also combined if they accomplished the same tasks. Splitting the design into a control and data path helped simplify the design since the data path has been reduced to multiplexers in essence and the controller is a simple finite state machine. Another benefit of this design is that it makes it more manageable when the number of data operations is limited.

The processor meets the standards of a RISC β microprocessor in that it implements the full instruction set and completes an instruction every four clock cycles. However, we added two instructions that do not follow these standards. We added two instructions for displaying text to the terminal, DISP and DISPC. DISP reads a number or string from memory and prints it while DISPC reads the number or string from the instruction. DISPC uses two words when printing a 32-bit integer and a variable length when printing a string. Two additional instructions were added that do follow the RISC architecture. We added NOOP and TRAP instruction. The NOOP doesn't do anything and the TRAP instruction stops the processor. We used these new instructions to help test the processor.

To test the processor, a normal testbench with a stimulus couldn't be used. The processor does not have any data inputs other than RAM, so the test had to be loaded into RAM. Since Verilog does not accept binary files and the β instruction set is not standard in any popular assembly language, a new assembler had to be made for this project. It was written in Python and based off an assembler for DCPU-16, an assembly language for a game with a working CPU emulator. We simplified the assembler into two passes: one pass to read instructions and calculate addresses, and another to translate instructions into binary. This binary file can then be loaded by the RAM module for execution.

This is the output from ModelSim's Transcript window. Each test involving data has an expected value on the left and the actual result on the right. For branching instructions, a pass or fail message was printed depending on where execution went. All the tests passed after debugging the assembler, cpu, and assembly program. The test would print an error message and exit if the test failed.

There are several extensions that could be made to this CPU. For one, floating point operations would be nice to have. Another extension would be to reimplement the ALU with structural Verilog instead of behavioral Verilog. We would have to create optimized modules for operations such as addition and multiplication.

```
# Hello world!
# Display string passed
# R0 1=1
# R1 2=2
# R2 3=3
# R3 4=4
# R4 5=5
# R5 6=6
# R6 7=7
# R7 8=8
```

```
# R8 9=9
# R9 10=10
# R10 11=11
# R11 12=12
# R12 13=13
# R13 14=14
# R14 15=15
# R15 16=16
# R16 17=17
# R17 18=18
# R18 19=19
# R19 20=20
# R20 21=21
# R21 22=22
# R22 23=23
# R23 24=24
# R24 25=25
# R25 26=26
# R26 27=27
# R27 28=28
# R28 29=29
# R29 30=30
# R30 31=31
# R31 0=0
# Passed BEQ branch
# Passed BEQ non branch
# Passed BNE branch
# Passed BNE non branch
# ST -15=-15
# Passed LD/ST
# ADD 17=17
# SUB 13=13
# MUL 30=30
# DIV 7=7
# CMPEQ 0=0
# CMPEQ 1=1
# CMPLT 0=0
# CMPLT 1=1
# CMPLE 0=0
# CMPLE 1=1
# CMPLE 1=1
# AND 2=2
# OR 15=15
# XOR 13=13
# XNOR -14=-14
# SHL 60=60
# SHR 3=3
# SRA 3=3
\# SRA -4=-4
# ANDC 2=2
# ORC 15=15
# XORC 13=13
# XNORC -14=-14
# SHLC 60=60
# SHRC 3=3
```

SRAC 3=3

```
# SRAC -4=-4
# Passed JMP
# Passed all tests
```

This is the code for this project. It can also be found at:

https://github.com/donaldsa18/BMicroprocessor

params.svh

```
parameter DWIDTH = 32;
parameter MEMDEPTH = 1024;
parameter AWIDTH = $clog2 (MEMDEPTH);
parameter CPUAWIDTH = 16;
parameter NUM REGS = 32;
```

instructionstruct.sv

```
package InstructionStruct;
```

EXIT = 6'b000001,

```
include "params.svh"
typedef enum bit [5:0] {
   LD = 6'b011000,
    ST
         = 6'b011001,
   DISP = 6'b011110, //a new instruction for displaying text
    JMP = 6'b011011,
   BEQ = 6'b011100,
   BNE = 6'b011101,
   DISPC = 6'b011010, //a new instruction for displaying constant text
   LDR = 6'b0111111,
   ADD = 6'b100000,
   SUB = 6'b100001,
   MUL = 6'b100010.
    DIV = 6'b100011,
   CMPEQ = 6'b100100,

CMPLT = 6'b100101,

CMPLE = 6'b100110,
   AND = 6'b101000,
    OR = 6'b101001,
   XOR = 6'b101010,
   XNOR = 6'b1010111,
   SHL = 6'b101100,
SHR = 6'b101101,
    SRA = 6'b101110,
   ADDC = 6'b110000,
    SUBC = 6'b110001,
   MULC = 6'b110010,
    DIVC = 6'b110011,
    CMPEQC = 6'b110100,
    CMPLTC = 6'b110101,
    CMPLEC = 6'b110110,
   ANDC = 6'b111000,
   ORC = 6'b111001,
   XORC = 6'b111010,
    XNORC = 6'b111011,
   SHLC = 6'b111100,
SHRC = 6'b111101,
    SRAC = 6'b1111110,
```

```
NOOP = 6'b000000
} opcode_t;
typedef enum {
   request_instruction,
   read instruction,
   exec instruction,
   handle ld,
   handle ldr,
   handle alu,
   trap,
   empty_cycle,
   read string,
   read int,
   read float,
   read_string_mem,
   read next str mem,
   handle_jmp,
   handle_beq,
   handle bne,
    read next str
} cpu state t;
typedef enum bit [2:0] {
   mar noop = 3'd0,
   mar pc = 3'd1,
   mar pc incr = 3'd2,
   mar ra = 3'd3,
   mar_jmp = 3'd4,
   mar incr = 3'd5
MAR_OP_t;
typedef enum bit {
    ir noop = 1'b0,
    ir data = 1'b1
} IR_OP_t;
typedef enum bit {
   mdr noop = 1'b0,
   mdr_rc = 1'b1
} MDR OP t;
typedef enum bit [2:0] {
   pc noop = 3'd0,
   pc incr = 3'd1,
   pc_{jmp} = 3'd2,
   pc ra = 3'd3,
   pc mar = 3'd4,
   pc incr2 = 3'd5
} PC_OP_t;
typedef enum bit [3:0] {
    txbuf_noop = 4'd0,
    txbuf data 1 = 4'd1,
    txbuf data 2 = 4'd2,
    txbuf data 3 = 4'd3,
```

```
txbuf data 4 = 4'd4,
    txbuf chars 1 = 4'd5,
    txbuf_chars_2 = 4'd6,
    txbuf_chars_3 = 4'd7,
txbuf_err = 4'd8,
txbuf_int = 4'd9,
    txbuf float = 4'd10,
    txbuf int ra = 4'd11,
    txbuf float ra = 4'd12
} TXBUF OP t;
typedef enum bit [1:0] {
    rc noop = 2'd0,
    rc pc incr = 2'd1,
    rc data = 2'd2,
    rc_arc = 2'd3
} RC_OP_t;
typedef enum bit {
    ara noop = 1'b0,
    ara ra = 1'b1
} ARA OP t;
typedef enum bit[1:0] {
    arb noop = 2'd0,
    arb_rb = 2'd1,
    arb lit = 2'd2
} ARB OP t;
typedef enum bit {
    read on = 1'b1,
    read off = 1'b0
} read_t;
typedef enum bit {
    write on = 1'b1,
    write off = 1'b0
} write t;
typedef struct packed {
    opcode t opcode;
    bit [4:0] Rc;
    bit [4:0] Ra;
    bit [4:0] Rb;
    bit [10:0] unused;
} instruction reg t;
typedef struct packed {
    opcode t opcode;
    bit [4:0] Rc;
    bit [4:0] Ra;
    bit [15:0] lit;
} instruction_lit_t;
typedef struct packed {
    opcode t opcode;
```

Matthew Erhardt Final Project EE435 Anthony Donaldson 5/2/2018

```
bit [1:0] datatype;
bit [6:0] charA;
bit [6:0] charB;
bit [6:0] charC;
bit [2:0] unused;
} instruction_str_t;

typedef union packed {
   instruction_reg_t regular;
   instruction_lit_t literal;
   instruction_str_t str;
   bit [31:0] bits;
} instruction_t;
endpackage : InstructionStruct
```

alu.sv

```
/*
* 32-bit ALU
* Authors: Anthony Donaldson, Matthew Erhardt
*/
module alu(Rc,Ra,Rb,opcode);
    import InstructionStruct::*;
    output [DWIDTH-1:0] Rc;
    req [DWIDTH-1:0] Rc;
    input signed [DWIDTH-1:0] Ra,Rb;
    input [5:0] opcode;
    initial
        Rc = 0;
    always @(*) begin
        case (opcode)
             ADD: Rc <= Ra + Rb;
             SUB: Rc <= Ra - Rb;
             MUL: Rc <= Ra * Rb;
             DIV: Rc \leq (Rb != 0) ? (Ra / Rb) : 0;
             CMPEQ: Rc <= (Ra == Rb);</pre>
             CMPLT: Rc <= (Ra < Rb);</pre>
             CMPLE: Rc <= (Ra <= Rb);</pre>
             AND: Rc <= Ra & Rb;
             OR: Rc <= Ra | Rb;
             XOR: Rc <= Ra ^ Rb;
             XNOR: Rc <= Ra ~^ Rb;</pre>
             SHL: Rc <= Ra << Rb;
             SHR: Rc <= Ra >> Rb;
             SRA: Rc <= Ra >>> Rb;
             ANDC: Rc <= Ra & Rb;
             ORC: Rc <= Ra | Rb;
             XORC: Rc <= Ra ^ Rb;
             XNORC: Rc <= Ra ~^ Rb;</pre>
             SHLC: Rc <= Ra << Rb;
             SHRC: Rc <= Ra >> Rb;
             SRAC: Rc <= Ra >>> Rb;
             CMPEQC: Rc <= (Ra == Rb);</pre>
             CMPLTC: Rc <= (Ra < Rb);</pre>
             CMPLEC: Rc <= (Ra <= Rb);</pre>
             default: Rc <= {32{1'bz}};</pre>
         endcase
    end
endmodule
```

ram.sv

```
/*
* RAM Module
* Authors: Anthony Donaldson, Matthew Erhardt
*/
module ram(data,addr,rdEn,wrEn,reset,clk);
import InstructionStruct::*;
inout [DWIDTH-1:0] data;
input [AWIDTH-1:0] addr;
input rdEn,wrEn,reset,clk;
tri [DWIDTH-1:0] data;
reg [DWIDTH-1:0] mem [MEMDEPTH-1:0];
assign data = (rdEn) ? mem[addr] : {DWIDTH{1'bz}};
integer i;
task reset mem;
    for(i = 0; i < MEMDEPTH; i++)</pre>
       mem[i] = i;
    $readmemb("program.bin", mem);//, 0, MEMDEPTH-1);
endtask
initial
    reset mem;
always @(posedge reset)
    reset mem;
always @(negedge clk) begin
    if(wrEn && !rdEn)
        mem[addr] <= data;</pre>
end
endmodule
```

MemControl.sv

```
/*
* Memory Controller
* Authors: Anthony Donaldson, Matthew Erhardt
*/
module MemControl(data,addr,clk,reset,rw,valid);
import InstructionStruct::*;
inout [DWIDTH-1:0] data;
input [CPUAWIDTH-1:0] addr;
input clk,reset,rw,valid;
localparam N = 2^(CPUAWIDTH-AWIDTH);
//Translate high 4 bits into enables for each module
reg [N-1:0] rdEn,wrEn;
assign rdEn = (valid && rw) ? (1 << addr[CPUAWIDTH-1:AWIDTH+3]) : 0;</pre>
assign wrEn = (valid && !rw) ? (1 << addr[CPUAWIDTH-1:AWIDTH+3]) : 0;
//Generate RAM modules
generate
    genvar i;
    for(i = 0; i < N; i++) begin: gen ram</pre>
        ram mod(data,addr[AWIDTH+2:2],rdEn[i],wrEn[i],reset,clk);
    end
endgenerate
endmodule
```

cpu_data.sv

```
/*
* B-Processor
* Authors: Anthony Donaldson, Matthew Erhardt
*/
`timescale 1ns / 1ns
module cpu data(tx,clk,reset);
import InstructionStruct::*;
//Can print characters using this output
output [6:0] tx;
reg [6:0] tx;
//Serial output buffer
string txbuf = "";
string txbufnxt = "";
reg tx status;
reg tx first;
//External clock and active high reset
input clk,reset;
//registers
reg signed [DWIDTH-1:0] R [NUM REGS-1:0];
reg signed [DWIDTH-1:0] Rnxt;
//data bus to memory controller
tri signed [DWIDTH-1:0] data;
//memory address register
reg [CPUAWIDTH-1:0] MAR;
reg [CPUAWIDTH-1:0] MARnxt;
//memory data register
reg [DWIDTH-1:0] MDR;
reg [DWIDTH-1:0] MDRnxt;
//instruction register
instruction t IR;
instruction_t IRnxt;
//control signals for memory controller
//req rw, valid;
//program counter
reg [CPUAWIDTH-1:0] PC;
reg [CPUAWIDTH-1:0] PCnxt;
//ALU registers
reg [DWIDTH-1:0] ARa,ARb;
```

```
reg [DWIDTH-1:0] ARanxt, ARbnxt;
wire [DWIDTH-1:0] ARc;
//for loops
integer i;
//Flags for controller
reg RaZero;
reg [3:0] charsZero;
//Flags from controller
wire [2:0] MARop;
wire IRop;
wire MDRop;
wire [2:0] PCop;
wire [3:0] TXBUFop;
wire [1:0] RCop;
wire ARAop;
wire [1:0] ARBop;
wire rdEnnxt;
wire wrEnnxt;
reg rdEn;
reg wrEn;
reg clk del;
//Submodules - memory controller has a memory module
//ALU has registers for Ra&Rb input and wire Rc for ouput
//MemControl mc(data, MAR, clk, reset, rw, valid);
ram mod(data,MAR[AWIDTH+1:2],rdEn,wrEn,reset,clk);
alu math(ARc,ARa,ARb,IR.bits[DWIDTH-1:DWIDTH-6]);
cpu controller
control (MARop, IRop, MDRop, PCop, TXBUFop, RCop, ARAop, ARBop, rdEnnxt, wrEnnxt, IR.bit
s,RaZero,charsZero,clk,reset);
task reset cpu;
   MAR = 0;
   MDR = 0;
    PC = 0;
    ARa = 0;
    ARb = 0;
    IR = 0;
   MARnxt = 0;
    MDRnxt = 0;
    PCnxt = 0;
    ARanxt = 0;
    ARbnxt = 0;
    IRnxt = 0;
    tx = 0;
    tx status = 1;
    tx first = 0;
    for (i = 0; i < NUM REGS; i++)
       R[i] = 0;
endtask
assign data = (wrEn == 1'b1 && rdEn == 1'b0) ? MDR : {DWIDTH{1'bz}};
```

```
initial
    reset_cpu;
always @(clk)
    clk_del <= #1 clk;
//Print each character in the buffer one by one until it is empty
//Follows UART protocol
always @(negedge clk) begin
    if(txbuf.len() > 0) begin
        //Start each message with a 0
        if(tx status) begin
            tx = 0;
            tx status = 0;
            tx first = 1;
        end
        else begin
            tx = txbuf[0];
            txbuf = txbuf.substr(1,txbuf.len()-1);
        end
    end
    //End each message with all 1's
    else begin
        tx = 7'b11111111;
        tx status = 1;
    end
end
always @(posedge reset) reset cpu;
//Flags for control path
assign RaZero = (R[IR.regular.Ra] === 0);
assign charsZero = {(data[31:25] !== 0), (data[24:18] !== 0), (data[17:11] !==
0),(data[10:4] !== 0)};
always @(posedge clk del) begin
    #1 rdEn = rdEnnxt;
end
always @(posedge clk del) begin
    #1 wrEn = wrEnnxt;
//Data path
//Sets registers based flags
//always @(MARop, IRop, MDRop, PCop, TXBUFop, RCop, ARAop, ARBop) begin
always @(posedge clk del) begin
    case (MARop)
        mar noop: MARnxt = MAR;
        mar pc: MARnxt = PC;
        mar_pc_incr: MARnxt = PC + 4;
        mar ra: MARnxt = R[IR.literal.Ra] + IR.literal.lit;
        mar jmp: MARnxt = PC + \frac{4}{4} + \frac{4*IR.literal.lit}{};
        mar incr: MARnxt = MAR + 4;
```

```
//default: txbuf <= $sformatf("%sInvalid MARop\n",txbuf);</pre>
    endcase
    MAR = MARnxt;
end
always @(posedge clk del) begin
    case(IRop)
        ir noop: IRnxt = IR;
        ir data: IRnxt = data;
        //default: txbuf <= $sformatf("%sInvalid IRop\n",txbuf);</pre>
    endcase
    IR = IRnxt;
end
always @(posedge clk del) begin
    case (MDRop)
        mdr noop: MDRnxt = MDR;
        mdr rc: MDRnxt = R[IR.literal.Rc];
        //default: txbuf <= $sformatf("%sInvalid MDRop\n",txbuf);</pre>
    endcase
    MDR = MDRnxt;
end
always @(posedge clk del) begin
    case (PCop)
        pc noop: PCnxt = PC;
        pc incr: PCnxt = PC + 4;
        pc jmp: PCnxt = PC + 4 + (4*IR.literal.lit);
        pc ra: PCnxt = R[IR.literal.Ra];
        pc mar: PCnxt = MAR + 4;
        pc incr2: PCnxt = PC + 8;
        //default: txbuf <= $sformatf("%sInvalid PCop\n",txbuf);</pre>
    endcase
    PC = PCnxt;
end
always @(posedge clk del) begin
    case (TXBUFop)
        txbuf noop: txbufnxt = txbuf;
        txbuf_data_1: txbufnxt = $sformatf("%s%c",txbuf,{1'b0,data[31:25]});
        txbuf data 2: txbufnxt =
$sformatf("%s%c%c",txbuf,{1'b0,data[31:25]},{1'b0,data[24:18]});
        txbuf data 3: txbufnxt =
$sformatf("%s c%c%c",txbuf,{1'b0,data[31:25]},{1'b0,data[24:18]},{1'b0,data[1
7:11]});
        txbuf data 4: txbufnxt =
sformatf("%s%c%c%c",txbuf,{1'b0},data[31:25]),{1'b0},data[24:18]},{1'b0},data[24:18]}
[17:11]}, {1'b0, data[10:4]});
        txbuf chars 1: txbufnxt = $sformatf("%s%c",txbuf,IR.str.charA);
        txbuf chars 2: txbufnxt =
$sformatf("%s%c%c",txbuf,IR.str.charA,IR.str.charB);
        txbuf chars 3: txbufnxt =
$sformatf("%s%c%c%c",txbuf,IR.str.charA,IR.str.charB,IR.str.charC);
        txbuf err: txbufnxt = $sformatf("%sInvalid instruction opcode=%h
PC=%d\n",txbuf,IR.regular.opcode,PC);
        txbuf int: txbufnxt = $sformatf("%s%0d",txbuf,data);
```

```
txbuf float: txbufnxt = $sformatf("%s%0f",txbuf,data);
        txbuf int ra: txbufnxt = $sformatf("%s%0d",txbuf,R[IR.literal.Ra]);
        txbuf float ra: txbufnxt = $sformatf("%s%0f",txbuf,R[IR.literal.Ra]);
        //default: txbuf <= $sformatf("%sInvalid TXBUFop\n",txbuf);</pre>
    endcase
    txbuf = txbufnxt;
end
always @(posedge clk del) begin
    case (RCop)
        rc noop: Rnxt = R[IR.literal.Rc];
        rc pc incr: Rnxt = PC + 4;
        rc data: Rnxt = data;
        rc_arc: Rnxt = (IR.regular.Rc != 5'd31) ? ARc : 0;
        //default: txbuf <= $sformatf("%sInvalid RCop\n", txbuf);</pre>
    endcase
    R[IR.literal.Rc] = Rnxt;
end
always @(posedge clk_del) begin
    case (ARAop)
        ara noop: ARanxt = ARa;
        ara ra: ARanxt = R[IR.regular.Ra];
        //default: txbuf <= $sformatf("%sInvalid ARAop\n",txbuf);</pre>
    endcase
    ARa = ARanxt;
end
always @(posedge clk del) begin
    case (ARBop)
        arb noop: ARbnxt = ARb;
        arb rb: ARbnxt = R[IR.regular.Rb];
        arb lit: ARbnxt = {{8{IR.literal.lit[15]}},IR.literal.lit };
    endcase
    ARb = ARbnxt;
end
endmodule
```

```
/*
* B-Processor Testbench
* Authors: Anthony Donaldson, Matthew Erhardt
`timescale 1ns / 1ns
module cpu data tb;
reg clk, reset;
wire [6:0] tx;
reg startTx;
string txbuf = "";
cpu_data c(tx,clk,reset);
initial begin
  clk = 1'b0;
    forever #5 clk = !clk;
end
initial begin
   startTx = 0;
   reset = 0;
   #1 reset = 1;
   #1 reset = 0;
    #16500 $stop;
end
always @(posedge clk) begin
    if(startTx && tx != 7'b11111111 && tx != 0) begin
       $write("%c", tx);
        txbuf <= $sformatf("%s%c",txbuf,tx);</pre>
    end
    if(tx == 0)
       startTx = 1;
    else if(tx == 7'b1111111)
      startTx = 0;
end
endmodule
```

endmodule

MemControl_tb.sv

```
/*
* Memory Controller Testbench
* Authors: Anthony Donaldson, Matthew Erhardt
*/
module MemControl tb;
import InstructionStruct::*;
tri [DWIDTH-1:0] data;
reg [DWIDTH-1:0] datareg;
reg clk,reset,rw,valid;
reg [CPUAWIDTH-1:0] addr;
MemControl mc(data,addr,clk,reset,rw,valid);
initial begin
    clk = 1;
    forever
        #5 clk = ~clk;
end
assign data = (!rw && valid) ? datareg : {DWIDTH{1'bz}};
initial begin
   rw = 1;
   valid = 0;
    addr = 0;
    datareq = 0;
    reset = 1;
    #2 reset = 0;
    #5 valid = 1;
    #20 addr = 4;
    #20 addr = 8;
    #20 rw = 0;
        addr = 0;
       datareg = $random;
    #20 addr = 4;
       datareg = $random;
    #20 addr = 8;
        datareg = $random;
    #20 \text{ rw} = 1;
        addr = 0;
    #20 \text{ rw} = 1;
       addr = 4;
    #20 \text{ rw} = 1;
       addr = 8;
    #20 $stop;
end
```

```
ram\_tb.sv
/*
* RAM Module Testbench
* Authors: Anthony Donaldson, Matthew Erhardt
*/
module ram tb;
import InstructionStruct::*;
tri [DWIDTH-1:0] data;
reg [DWIDTH-1:0] datareg;
reg rdEn,wrEn,reset,clk;
reg [AWIDTH-1:0] addr;
ram r0(data,addr,rdEn,wrEn,reset,clk);
initial begin
    clk = 1;
    forever
       #5 clk = \simclk;
end
assign data = (wrEn) ? datareg : {DWIDTH{1'bz}};
initial begin
   rdEn = 0;
    wrEn = 0;
   reset = 1;
    addr = 0;
    #2 reset = 0;
    #5 rdEn = 1;
    #10 addr = 1;
    #10 addr = 2;
    #10 \text{ rdEn} = 0;
       wrEn = 1;
       datareg = $random;
       addr = 0;
    #10 datareg = $random;
        addr = 1;
    #10 datareg = $random;
       addr = 2;
    #10 wrEn = 0;
       rdEn = 1;
       addr = 0;
    #10 addr = 1;
    #10 addr = 2;
    #10 $stop;
```

end

endmodule

program.asm

```
BEQ R1, start label, R2;
DISPC "\nPassed JMP\nPassed all tests\n";
start_label:
DISPC "Hello world!";
; Test string printing
DISP label str, STR;
; Test all registers
ORC R31,1,R0;
DISPC "\nR0 1=";
DISP R0,int;
CMPEQC R0,1,R1;
BEQ R1,failedReg,R3;
ORC R31,2,R1;
DISPC "\nR1 2=";
DISP R1, int;
CMPEQC R1,2,R0;
BEQ R0,failedReg,R3;
ORC R31,3,R2;
DISPC "\nR2 3=";
DISP R2, int;
CMPEQC R2,3,R0;
BEQ R0,failedReg,R3;
ORC R31,4,R3;
DISPC "\nR3 4=";
DISP R3, int;
CMPEQC R3,4,R0;
BEQ R0,failedReg,R3;
ORC R31,5,R4;
DISPC "\nR4 5=";
DISP R4, int;
CMPEQC R4,5,R0;
BEQ R0,failedReg,R3;
ORC R31,6,R5;
DISPC "\nR5 6=";
DISP R5, int;
CMPEQC R5, 6, R0;
BEQ R0,failedReg,R3;
ORC R31,7,R6;
DISPC "\nR6 7=";
DISP R6, int;
CMPEQC R6,7,R0;
BEQ R0,failedReg,R3;
```

```
ORC R31,8,R7;
DISPC "\nR7 8=";
DISP R7, int;
CMPEQC R7,8,R0;
BEQ R0,failedReg,R3;
ORC R31,9,R8;
DISPC "\nR8 9=";
DISP R8, int;
CMPEQC R8,9,R0;
BEQ RO, failedReg, R3;
ORC R31,10,R9;
DISPC "\nR9 10=";
DISP R9, int;
CMPEQC R9, 10, R0;
BEQ R0,failedReg,R3;
ORC R31,11,R10;
DISPC "\nR10 11=";
DISP R10,int;
CMPEQC R10,11,R0;
BEQ R0,failedReg,R3;
ORC R31,12,R11;
DISPC "\nR11 12=";
DISP R11, int;
CMPEQC R11, 12, R0;
BEQ RO, failedReg, R3;
ORC R31,13,R12;
DISPC "\nR12 13=";
DISP R12, int;
CMPEQC R12, 13, R0;
BEQ R0,failedReg,R3;
ORC R31,14,R13;
DISPC "\nR13 14=";
DISP R13, int;
CMPEQC R13,14,R0;
BEQ R0,failedReg,R3;
ORC R31, 15, R14;
DISPC "\nR14 15=";
DISP R14, int;
CMPEQC R14,15,R0;
BEQ R0,failedReg,R3;
ORC R31,16,R15;
DISPC "\nR15 16=";
DISP R15,int;
CMPEQC R15,16,R0;
BEQ R0,failedReg,R3;
ORC R31,17,R16;
DISPC "\nR16 17=";
```

```
DISP R16, int;
CMPEQC R16,17,R0;
BEQ R0,failedReg,R3;
ORC R31,18,R17;
DISPC "\nR17 18=";
DISP R17, int;
CMPEQC R17, 18, R0;
BEQ RO, failedReq, R3;
ORC R31,19,R18;
DISPC "\nR18 19=";
DISP R18, int;
CMPEQC R18,19,R0;
BEQ R0,failedReg,R3;
ORC R31,20,R19;
DISPC "\nR19 20=";
DISP R19, int;
CMPEQC R19,20,R0;
BEQ R0,failedReg,R3;
ORC R31,21,R20;
DISPC "\nR20 21=";
DISP R20, int;
CMPEQC R20,21,R0;
BEQ R0,failedReg,R3;
ORC R31,22,R21;
DISPC "\nR21 22=";
DISP R21,int;
CMPEQC R21,22,R0;
BEQ R0,failedReg,R3;
ORC R31,23,R22;
DISPC "\nR22 23=";
DISP R22, int;
CMPEQC R22,23,R0;
BEQ R0,failedReg,R3;
ORC R31,24,R23;
DISPC "\nR23 24=";
DISP R23, int;
CMPEQC R23,24,R0;
BEQ R0,failedReg,R3;
ORC R31,25,R24;
DISPC "\nR24 25=";
DISP R24, int;
CMPEQC R24,25,R0;
BEQ R0,failedReg,R3;
ORC R31,26,R25;
DISPC "\nR25 26=";
DISP R25, int;
CMPEQC R25,26,R0;
```

```
BEQ R0,failedReg,R3;
ORC R31,27,R26;
DISPC "\nR26 27=";
DISP R26, int;
CMPEQC R26,27,R0;
BEQ R0,failedReg,R3;
ORC R31,28,R27;
DISPC "\nR27 28=";
DISP R27, int;
CMPEQC R27,28,R0;
BEQ R0,failedReg,R3;
ORC R31,29,R28;
DISPC "\nR28 29=";
DISP R28, int;
CMPEQC R28,29,R0;
BEQ R0,failedReg,R3;
ORC R31,30,R29;
DISPC "\nR29 30=";
DISP R29, int;
CMPEQC R29,30,R0;
BEQ RO, failedReq, R3;
ORC R31,31,R30;
DISPC "\nR30 31=";
DISP R30, int;
CMPEQC R30,31,R0;
BEQ R0,failedReg,R3;
ORC R31,32,R31;
DISPC "\nR31 0=";
DISP R31, int;
BNE R31, failedReg, R3;
; Test BEQ/BNE
BEQ R31, continue beq,R3;
dispc "\nFailed BEQ";
trap;
continue beq:
dispc "\nPassed BEQ branch";
BEQ R0, failedBEQ, R3;
dispc "\nPassed BEQ non branch";
BNE R0, continue bne, R3;
dispc "\nFailed BNE";
trap;
continue bne:
dispc "\nPassed BNE branch";
BNE R31, failedBNE, R3;
dispc "\nPassed BNE non branch";
```

```
LDR label neg,R0;
; Test storing/loading a word into memory
DISPC "\nST -15=";
ST R0,4000,R31;
LD R31,4000,R1;
DISP R1, int;
CMPEQ R0,R1,R4;
BEQ R4, failedST, R3;
dispc "\nPassed LD/ST";
; Test all math operations
LDR label a,R0;
LDR label b,R1;
DISPC "\nADD 17=";
ADD R0,R1,R2;
DISP R2, int;
LDR label add, R3;
CMPEQ R2,R3,R4
BEQ R4,failedADD,R3;
DISPC "\nSUB 13=";
SUB R0,R1,R2;
DISP R2, int;
LDR label sub, R3;
CMPEQ R2,R3,R4
BEQ R4,failedSUB,R3;
DISPC "\nMUL 30=";
MUL R0,R1,R2;
DISP R2,int;
LDR label mul,R3;
CMPEQ R2,R3,R4
BEQ R4, failedMUL, R3;
DISPC "\nDIV 7=";
DIV R0,R1,R2;
DISP R2,int;
LDR label div,R3;
CMPEQ R2,R3,R4
BEQ R4, failedDIV, R3;
DISPC "\ncmpeq 0=";
CMPEQ R0,R1,R2;
DISP R2, int;
LDR label 0,R3;
CMPEQ R2,R3,R4
BEQ R4,failedCMPEQ,R3;
DISPC "\nCMPEQ 1=";
CMPEQ R1,R1,R2;
DISP R2, int;
LDR label 1,R3;
CMPEQ R2,\overline{R3},R4
```

```
BEQ R4, failedCMPEQ, R3;
DISPC "\nCMPLT 0=";
CMPLT R0,R1,R2;
DISP R2, int;
LDR label 0,R3;
CMPEQ R2,R3,R4
BEQ R4,failedCMPLT,R3;
DISPC "\nCMPLT 1=";
CMPLT R1,R0,R2;
DISP R2, int;
LDR label 1,R3;
CMPEQ R2,R3,R4
BEQ R4, failed CMPLT, R3;
DISPC "\ncmple 0=";
CMPLE R0,R1,R2;
DISP R2, int;
LDR label 0,R3;
CMPEQ R2,R3,R4
BEQ R4, failed CMPLE, R3;
DISPC "\nCMPLE 1=";
CMPLE R0, R0, R2;
DISP R2, int;
LDR label 1,R3;
CMPEQ R2,R3,R4
BEQ R4,failedCMPLE,R3;
DISPC "\nCMPLE 1=";
CMPLE R1, R0, R2;
DISP R2, int;
LDR label 1,R3;
CMPEQ R2,R3,R4
BEQ R4, failed CMPLE, R3;
DISPC "\nAND 2=";
AND R0,R1,R2;
DISP R2,int;
LDR label and, R3;
CMPEQ R2,R3,R4
BEQ R4,failedAND,R3;
DISPC "\nOR 15=";
OR R0,R1,R2;
DISP R2, int;
LDR label or, R3;
CMPEQ R2,R3,R4
BEQ R4,failedOR,R3;
DISPC "\nXOR 13=";
XOR R0,R1,R2;
DISP R2, int;
LDR label xor,R3;
CMPEQ R2,\overline{R3},R4
```

```
BEQ R4,failedXOR,R3;
DISPC "\nXNOR -14=";
XNOR R0,R1,R2;
DISP R2, int;
LDR label xnor,R3;
CMPEQ R2,R3,R4
BEQ R4,failedXNOR,R3;
DISPC "\nSHL 60=";
SHL R0,R1,R2;
DISP R2, int;
LDR label shl,R3;
CMPEQ R2,R3,R4
BEQ R4, failedSHL, R3;
DISPC "\nSHR 3=";
SHR R0, R1, R2;
DISP R2, int;
LDR label shr,R3;
CMPEQ R2,R3,R4
BEQ R4,failedSHR,R3;
DISPC "\nSRA 3=";
SRA R0,R1,R2;
DISP R2, int;
LDR label shr,R3;
CMPEQ R2,R3,R4
BEQ R4,failedSRA,R3;
LDR label neg,R0;
DISPC "\nSRA -4=";
SRA R0,R1,R2;
DISP R2, int;
LDR label sra neg,R3;
CMPEQ R2,R3,R4
BEQ R4,failedSRA,R3;
LDR label a,R0;
;Test all constant math operations
DISPC "\nANDC 2=";
ANDC R0,2,R2
DISP R2, int;
LDR label and, R3;
CMPEQ R2,R3,R4
BEQ R4, failedANDC, R3;
DISPC "\nORC 15=";
ORC R0,2,R2
DISP R2, int;
LDR label or,R3;
CMPEQ R2,R3,R4
BEQ R4, failedORC, R3;
```

```
DISPC "\nXORC 13=";
XORC R0,^2,R2;
DISP R2,int;
LDR label xor,R3;
CMPEQ R2,R3,R4
BEQ R4, failedXORC, R3;
DISPC "\nXNORC -14=";
XNORC R0,2,R2;
DISP R2, int;
LDR label xnor,R3;
CMPEQ R2,R3,R4
BEQ R4,failedXNORC,R3;
DISPC "\nSHLC 60=";
SHLC R0,^2,R2;
DISP R2, int;
LDR label shl,R3;
CMPEQ R2,R3,R4
BEQ R4,failedSHLC,R3;
DISPC "\nSHRC 3=";
SHRC R0,2,R2;
DISP R2, int;
LDR label shr,R3;
CMPEQ R2,R3,R4
BEQ R4, failedSHRC, R3;
LDR label a,R0;
DISPC "\nSRAC 3=";
SRAC R0,2,R2;
DISP R2, int;
LDR label sra,R3;
CMPEQ R2,R3,R4
BEQ R4,failedSRAC,R3;
LDR label neg,R0;
DISPC "\nSRAC -4=";
SRAC R0,2,R2;
DISP R2, int;
LDR label sra neg,R3;
CMPEQ R2,R3,R4;
BEQ R4, failedSRAC, R3;
; Test JMP
LDR label 1,R1;
JMP R31, R0;
trap;
failedReg: DISPC "\nFailed Register\n";
trap;
```

failedLD: DISPC "\nFailed LD\n"; failedST: DISPC "\nFailed ST\n"; failedJMP: DISPC "\nFailed JMP\n"; trap; faileDBEQ: DISPC "\nFailed BEQ\n"; faileDBNE: DISPC "\nFailed BNE\n"; failedLDR: DISPC "\nFailed LDR\n"; failedADD: DISPC "\nFailed ADD\n"; failedSUB: DISPC "\nFailed SUB\n"; failedMUL: DISPC "\nFailed MUL\n"; failedDIV: DISPC "\nFailed DIV\n"; trap; failedCMPEQ: DISPC "\nFailed CMPEQ\n"; failedCMPLT: DISPC "\nFailed CMPLT\n"; failedCMPLE: DISPC "\nFailed CMPLE\n"; trap; failedAND: DISPC "\nFailed AND\n"; failedOR: DISPC "\nFailed OR\n"; failedXOR: DISPC "\nFailed XOR\n"; trap; failedXNOR: DISPC "\nFailed XNOR\n"; trap; failedSHL: DISPC "\nFailed SHL\n"; failedSHR: DISPC "\nFailed SHR\n"; failedSRA: DISPC "\nFailed SRA\n"; trap; failedADDC: DISPC "\nFailed ADDC\n"; failedSUBC: DISPC "\nFailed SUBC\n"; failedMULC: DISPC "\nFailed MULC\n"; trap; failedDIVC: DISPC "\nFailed DIVC\n"; failedCMPEQC: DISPC "\nFailed CMPEQC\n"; failedCMPLTC: DISPC "\nFailed CMPLTC\n"; failedCMPLEC: DISPC "\nFailed CMPLEC\n"; failedANDC: DISPC "\nFailed ANDC\n"; trap;

```
failedORC: DISPC "\nFailed ORC\n";
failedXORC: DISPC "\nFailed XORC\n";
failedXNORC: DISPC "\nFailed XNORC\n";
trap;
failedSHLC: DISPC "\nFailed SHLC\n";
failedSHRC: DISPC "\nFailed SHRC\n";
failedSRAC: DISPC "\nFailed SRAC\n";
failedST: DISPC "\nFailed ST\n";
failedBNE: DISPC "\nFailed BNE\n";
failedBEQ: DISPC "\nFailed BEQ\n";
trap;
label_a: DB 15;
label b: DB 2;
label neg: DB -15;
label or: DB 15;
label and: DB 2;
label add: DB 17;
label_sub: DB 13;
label mul: DB 30;
label div: DB 7;
label xor: DB 13;
label shl: DB 60;
label shr: DB 3;
label_sra: DB 3;
label_sra neg: DB -4;
label xnor: DB -14;
label 0: DB 0;
label 1: DB 1;
label str: DB "\nDisplay string passed"
```

program.bin

```
011100 00010 00001 000000000000001001 //BEQ R1,start label,R2 line: 0
011010 11 0001010 1010000 1100001 000 //START: DISPC "\nPassed JMP\nPassed
all tests\n"
1110011_1110011_1100101_1100100_0000
0100000\_1001010\_1001101\_1010000\_0000
0001010 1010000 1100001 1110011 0000
1110011 1100101 1100100 0100000 0000
1100001 1101100 1101100 0100000 0000
1110100 1100101 1110011 1110100 0000
1110011 0001010 0000000 00000000000 //END: DISPC "\nPassed JMP\nPassed all
tests\n"
000001 00000 00000 000000000000000 //trap line: 9
011010 11 1001000 1100101 1101100 000 //START: DISPC "Hello world!"
1101100 1101111 0100000 1110111 0000
1101111 1110010 1101100 1100100 0000
011110 00011 00000 0000001010111100 //DISP label str,STR line: 14
111001 00000 11111 000000000000000 //ORC R31,1,R0 line: 15
011010 11 0001010 1010010 0110000 000 //START: DISPC "\nR0 1="
0100000 0110001 0111101 0000000 0000 //END: DISPC "\nR0 1="
011100 00011 00001 0000000111100011 //BEQ R1, failedReg, R3 line: 20
111001 00001 11111 0000000000000000 //ORC R31,2,R1 line: 21
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR1 2="
0100000 0110010 0111101 0000000 0000 //END: DISPC "\nR1 2="
011100 00011 00000 0000000111011101 //BEQ RO, failedReq, R3 line: 26
111001 00010 11111 000000000000011 //ORC R31,3,R2 line: 27
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR2 3="
0100000 0110011 0111101 0000000 0000 //END: DISPC "\nR2 3="
011110 00001 00010 0000000000000000 //DISP R2,int line: 30
110100 00000 00010 0000000000000011 //CMPEQC R2,3,R0 line: 31
011100 00011 00000 0000000111010111 //BEQ RO, failedReq, R3 line: 32
011010 11 0001010 1010010 0110011 000 //START: DISPC "\nR3 4="
0100000 0110100 0111101 0000000 0000 //END: DISPC "\nR3 4="
011110 00001 00011 0000000000000000 //DISP R3, int line: 36
011100 00011 00000 0000000111010001 //BEQ RO, failedReq, R3 line: 38
111001 00100 11111 0000000000000101 //ORC R31,5,R4 line: 39
011010 11 0001010 1010010 0110100 000 //START: DISPC "\nR4 5="
0100000 0110101 0111101 0000000 0000 //END: DISPC "\nR4 5="
011110 00001 00100 0000000000000000 //DISP R4, int line: 42
110100 00000 00100 00000000000000101 //CMPEQC R4,5,R0 line: 43
011100 00011 00000 0000000111001011 //BEQ RO, failedReg, R3 line: 44
111001 00101 11111 0000000000000110 //ORC R31,6,R5 line: 45
011010 11 0001010 1010010 0110101 000 //START: DISPC "\nR5 6="
0100000 0110110 0111101 0000000 0000 //END: DISPC "\nR5 6="
011110 00001 00101 0000000000000000 //DISP R5,int line: 48
110100 00000 00101 000000000000110 //CMPEQC R5,6,R0 line: 49
011100_00011_00000_000000111000101 //BEQ RO,failedReg,R3 line: 50
111001 00110 11111 0000000000000111 //ORC R31,7,R6 line: 51
011010 11 0001010 1010010 0110110 000 //START: DISPC "\nR6 7="
```

```
0100000 0110111 0111101 0000000 0000 //END: DISPC "\nR6 7="
011110 00001 00110 000000000000000 //DISP R6, int line: 54
110100 00000 00110 000000000000111 //CMPEQC R6,7,R0 line: 55
011100 00011 00000 0000000110111111 //BEQ RO, failedReg, R3 line: 56
111001 00111 11111 0000000000000000 //ORC R31,8,R7 line: 57
011010 11 0001010 1010010 0110111 000 //START: DISPC "\nR7 8="
0100000 0111000 0111101 0000000 0000 //END: DISPC "\nR7 8="
011110 00001 00111 000000000000000 //DISP R7, int line: 60
110100 00000 00111 00000000000000000 //CMPEOC R7,8,R0 line: 61
011100 00011 00000 0000000110111001 //BEQ RO, failedReq, R3 line: 62
111001 01000 11111 0000000000001001 //ORC R31,9,R8 line: 63
011010_11_0001010_1010010_0111000_000 //START: DISPC "\nR8 9="
0100000 0111001 0111101 0000000 0000 //END: DISPC "\nR8 9="
110100 00000 01000 0000000000001001 //CMPEQC R8,9,R0 line: 67
011100 00011 00000 0000000110110011 //BEQ RO, failedReg, R3 line: 68
111001 01001 11111 0000000000001010 //ORC R31,10,R9 line: 69
011010 11 0001010 1010010 0111001 000 //START: DISPC "\nR9 10="
0100000 0110001 0110000 0111101 0000
011110 00001 01001 0000000000000000 //DISP R9, int line: 73
110100 00000 01001 0000000000001010 //CMPEQC R9,10,R0 line: 74
011100 00011 00000 00000001101010100 //BEQ RO, failedReg, R3 line: 75
111001 01010 11111 0000000000001011 //ORC R31,11,R10 line: 76
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR10 11="
0110000 0100000 0110001 0110001 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR10 11="
011110 00001 01010 0000000000000000 //DISP R10, int line: 80
110100 00000 01010 0000000000001011 //CMPEQC R10,11,R0 line: 81
011100 00011 00000 0000000110100101 //BEQ RO, failedReg, R3 line: 82
111001 01011 11111 00000000000001100 //ORC R31,12,R11 line: 83
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR11 12="
0110001 0100000 0110001 0110010 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR11 12="
011110 00001 01011 000000000000000 //DISP R11, int line: 87
110100 00000 01011 0000000000001100 //CMPEQC R11,12,R0 line: 88
011100 00011 00000 0000000110011110 //BEQ RO, failedReg, R3 line: 89
111001 01100 11111 0000000000001101 //ORC R31,13,R12 line: 90
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR12 13="
0110010 0100000 0110001 0110011 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR12 13="
011110 00001 01100 000000000000000 //DISP R12, int line: 94
110100 00000 01100 000000000001101 //CMPEQC R12,13,R0 line: 95
011100 00011 00000 0000000110010111 //BEQ RO, failedReg, R3 line: 96
111001 01101 11111 0000000000001110 //ORC R31,14,R13 line: 97
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR13 14="
0110011 0100000 0110001 0110100 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR13 14="
011110 00001 01101 0000000000000000 //DISP R13, int line: 101
110100 00000 01101 000000000001110 //CMPEQC R13,14,R0 line: 102
011100 00011 00000 0000000110010000 //BEQ RO, failedReg, R3 line: 103
111001 01110 11111 0000000000001111 //ORC R31,15,R14 line: 104
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR14 15="
0110100 0100000 0110001 0110101 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR14 15="
011110 00001 01110 00000000000000000 //DISP R14,int line: 108
```

```
110100 00000 01110 000000000001111 //CMPEQC R14,15,R0 line: 109
011100 00011 00000 0000000110001001 //BEQ RO,failedReg,R3 line: 110
111001 01111 11111 00000000000000000 //ORC R31,16,R15 line: 111
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR15 16="
0110101 0100000 0110001 0110110 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR15 16="
011110 00001 01111 000000000000000 //DISP R15, int line: 115
110100 00000 01111 00000000000000000 //CMPEQC R15,16,R0 line: 116
011100 00011 00000 0000000110000010 //BEQ RO, failedReg, R3 line: 117
111001 10000 11111 0000000000000000 //ORC R31,17,R16 line: 118
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR16 17="
0110110 0100000 0110001 0110111 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR16 17="
011110 00001 10000 0000000000000000 //DISP R16, int line: 122
110100 00000 10000 00000000000010001 //CMPEQC R16,17,R0 line: 123
011100 00011 00000 0000000101111011 //BEQ RO,failedReg,R3 line: 124
111001 10001 11111 0000000000010010 //ORC R31,18,R17 line: 125
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR17 18="
0110111 0100000 0110001 0111000 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR17 18="
011110 00001 10001 0000000000000000 //DISP R17, int line: 129
110100 00000 10001 0000000000010010 //CMPEQC R17,18,R0 line: 130
011100 00011 00000 0000000101110100 //BEQ RO, failedReg, R3 line: 131
111001 10010 11111 0000000000010011 //ORC R31,19,R18 line: 132
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR18 19="
0111000 0100000 0110001 0111001 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR18 19="
011110 00001 10010 0000000000000000 //DISP R18, int line: 136
110100 00000 10010 0000000000010011 //CMPEQC R18,19,R0 line: 137
011100 00011 00000 0000000101101101 //BEQ RO,failedReg,R3 line: 138
111001 10011 11111 0000000000010100 //ORC R31,20,R19 line: 139
011010 11 0001010 1010010 0110001 000 //START: DISPC "\nR19 20="
0111001 0100000 0110010 0110000 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR19 20="
011110 00001 10011 0000000000000000 //DISP R19, int line: 143
110100 00000 10011 0000000000010100 //CMPEQC R19,20,R0 line: 144
011100 00011 00000 0000000101100110 //BEQ RO, failedReg, R3 line: 145
111001 10100 11111 0000000000010101 //ORC R31,21,R20 line: 146
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR20 21="
0110000 0100000 0110010 0110001 0000
110100 00000 10100 0000000000010101 //CMPEQC R20,21,R0 line: 151
011100 00011 00000 0000000101011111 //BEQ RO, failedReg, R3 line: 152
111001 10101 11111 0000000000010110 //ORC R31,22,R21 line: 153
011010_11_0001010 1010010 0110010 000 //START: DISPC "\nR21 22="
0110001 0100000 0110010 0110010 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR21 22="
011110 00001 10101 0000000000000000 //DISP R21, int line: 157
110100 00000 10101 0000000000010110 //CMPEQC R21,22,R0 line: 158
011100 00011 00000 0000000101011000 //BEQ RO, failedReg, R3 line: 159
111001 10110 11111 0000000000010111 //ORC R31,23,R22 line: 160
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR22 23="
0110010 0100000 0110010 0110011 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR22 23="
011110 00001 10110 0000000000000000 //DISP R22, int line: 164
```

```
110100 00000 10110 0000000000010111 //CMPEQC R22,23,R0 line: 165
011100 00011 00000 0000000101010001 //BEQ RO,failedReg,R3 line: 166
111001 10111 11111 0000000000011000 //ORC R31,24,R23 line: 167
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR23 24="
0110011 0100000 0110010 0110100 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR23 24="
011110 00001 10111 000000000000000 //DISP R23, int line: 171
110100 00000 10111 0000000000011000 //CMPEQC R23,24,R0 line: 172
011100 00011 00000 0000000101001010 //BEQ RO, failedReg, R3 line: 173
111001 11000 11111 0000000000011001 //ORC R31,25,R24 line: 174
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR24 25="
0110100 0100000 0110010 0110101 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR24 25="
011110 00001 11000 0000000000000000 //DISP R24, int line: 178
110100 00000 11000 0000000000011001 //CMPEQC R24,25,R0 line: 179
011100 00011 00000 0000000101000011 //BEQ RO,failedReg,R3 line: 180
111001 11001 11111 000000000011010 //ORC R31,26,R25 line: 181
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR25 26="
0110101 0100000 0110010 0110110 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR25 26="
011110 00001 11001 000000000000000 //DISP R25,int line: 185
110100 00000 11001 000000000011010 //CMPEQC R25,26,R0 line: 186
011100 00011 00000 0000000100111100 //BEQ RO, failedReg, R3 line: 187
111001 11010 11111 0000000000011011 //ORC R31,27,R26 line: 188
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR26 27="
0110110 0100000 0110010 0110111 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR26 27="
011110 00001 11010 00000000000000000 //DISP R26, int line: 192
110100 00000 11010 0000000000011011 //CMPEQC R26,27,R0 line: 193
011100 00011 00000 0000000100110101 //BEQ RO,failedReg,R3 line: 194
111001 11011 11111 000000000011100 //ORC R31,28,R27 line: 195
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR27 28="
0110111 0100000 0110010 0111000 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR27 28="
011110 00001 11011 0000000000000000 //DISP R27, int line: 199
110100 00000 11011 0000000000011100 //CMPEQC R27,28,R0 line: 200
011100 00011 00000 000000100101110 //BEQ RO, failedReg, R3 line: 201
111001 11100 11111 0000000000011101 //ORC R31,29,R28 line: 202
011010 11 0001010 1010010 0110010 000 //START: DISPC "\nR28 29="
0111000 0100000 0110010 0111001 0000
011110 00001 11100 00000000000000000 //DISP R28, int line: 206
110100 00000 11100 000000000011101 //CMPEQC R28,29,R0 line: 207
011100 00011 00000 0000000100100111 //BEQ RO, failedReg, R3 line: 208
111001 11101 11111 000000000011110 //ORC R31,30,R29 line: 209
011010_11_0001010 1010010 0110010 000 //START: DISPC "\nR29 30="
0111001 0100000 0110011 0110000 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nR29 30="
011110 00001 11101 0000000000000000 //DISP R29, int line: 213
110100 00000 11101 0000000000011110 //CMPEQC R29,30,R0 line: 214
011100 00011 00000 0000000100100000 //BEQ RO, failedReg, R3 line: 215
111001 11110 11111 0000000000011111 //ORC R31,31,R30 line: 216
011010 11 0001010 1010010 0110011 000 //START: DISPC "\nR30 31="
0110000 0100000 0110011 0110001 0000
0111101 0000000 00000000000000000000 //END: DISPC "\nR30 31="
011110 00001 11110 00000000000000000 //DISP R30, int line: 220
```

```
110100 00000 11110 0000000000011111 //CMPEQC R30,31,R0 line: 221
011100 00011 00000 0000000100011001 //BEQ RO, failedReg, R3 line: 222
111001 11111 11111 000000000000000000 //ORC R31,32,R31 line: 223
011010 11 0001010 1010010 0110011 000 //START: DISPC "\nR31 0="
0110001 0100000 0110000 0111101 0000
011110 00001 11111 000000000000000 //DISP R31, int line: 227
011101 00011 11111 0000000100010011 //BNE R31, failedReg, R3 line: 228
011100 00011 11111 0000000000000101 //BEQ R31, continue beq,R3 line: 229
011010 11 0001010 1000110 1100001 000 //START: dispc "\nFailed BEQ"
110100\overline{1} 1\overline{1}01100 1\overline{1}00101 1\overline{1}00100 0\overline{0}00
0100000_1000010_1000101_1010001_0000
011010 11 0001010 1010000 1100001 000 //START: dispc "\nPassed BEQ branch"
1110011 1110011 1100101 1100100 0000
0100000 1000010 1000101 1010001 0000
0100000 1100010 1110010 1100001 0000
1101110_1100011_1101000_0000000_0000 //END: dispc "\nPassed BEQ branch"
011100 \overline{00011} 00000 0000000111000100 //BEQ R0, failedBEQ, R3 line: 240
011010 11 0001010 1010000 1100001 000 //START: dispc "\nPassed BEQ non
1110011 1110011 1100101 1100100 0000
0100000 1000010 1000101 1010001 0000
0100000 \overline{\ 1}101110 \overline{\ 1}101111 \overline{\ 1}101110 \overline{\ 0}000
0100000_1100010_1110010_1100001_0000
1101110 1100011 1101000 0000000 0000 //END: dispc "\nPassed BEQ non branch"
011101 00011 00000 00000000000000101 //BNE R0, continue bne, R3 line: 247
011010 11 0001010 1000110 1100001 000 //START: dispc "\nFailed BNE"
1101001 1101100 1100101 1100100 0000
0100000 1000010 1001110 1000101 0000
000001 00000 00000 000000000000000 //trap line: 252
011010 11 0001010 1010000 1100001 000 //START: dispc "\nPassed BNE branch"
1110011 1110011 1100101 1100100 0000
0100000 1000010 1001110 1000101 0000
0100000 1100010 1110010 1100001 0000
1101110 1100011 1101000 0000000 0000 //END: dispc "\nPassed BNE branch"
011101 00011 11111 0000000110101101 //BNE R31, failedBNE, R3 line: 258
011010 11 0001010 1010000 1100001 000 //START: dispc "\nPassed BNE non
branch"
1110011 1110011 1100101 1100100 0000
0100000 1000010 1001110 1000101 0000
0100000 1101110 1101111 1101110 0000
0100000 1100010 1110010 1100001 0000
1101110 1100011 1101000 0000000 0000 //END: dispc "\nPassed BNE non branch"
011111 00000 00000 000000110110010 //LDR label neg,R0 line: 265
011010 11 0001010 1010011 1010100 000 //START: DISPC "\nST -15="
0100000 0101101 0110001 0110101 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nst -15="
011001 00000 11111 0000111110100000 //ST R0,4000,R31 line: 269
011000 00001 11111 0000111110100000 //LD R31,4000,R1 line: 270
100100 00100 00000 00001 00000000000 //CMPEQ RO,R1,R4 line: 272
011100 00011 00100 0000000110011001 //BEQ R4, failedST, R3 line: 273
011010 11 0001010 1010000 1100001 000 //START: dispc "\nPassed LD/ST"
```

```
1110011 1110011 1100101 1100100 0000
0100000 1001100 1000100 0101111 0000
1010011 1010100 0000000 00000000000 //END: dispc "\nPassed LD/ST"
011111 \overline{00000} 00\overline{000} 0000001101000011 //LDR label a,R0 line: 278
011111 00001 00000 00000001101000011 //LDR label b,R1 line: 279
011010 11 0001010 1000001 1000100 000 //START: DISPC "\nADD 17="
1000100 0100000 0110001 0110111 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nADD 17="
100000 00010 00000 00001 00000000000 //ADD RO,R1,R2 line: 283
011110 00001 00010 0000000000000000 //DISP R2, int line: 284
011111 00011 00000 00000001101000001 //LDR label add,R3 line: 285
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 286
011100 00011 00100 00000000111111100 //BEQ R4, failedADD, R3 line: 287
011010 11 0001010 1010011 1010101 000 //START: DISPC "\nSUB 13="
1000010 0100000 0110001 0110011 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nSUB 13="
100001 00010 00000 00001 00000000000 //SUB RO,R1,R2 line: 291
011110 00001 00010 0000000000000000 //DISP R2, int line: 292
011111_00011_00000_000000110011010 //LDR label_sub,R3 line: 293
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 294
011100 00011 00100 0000000011111001 //BEQ R4, failedSUB, R3 line: 295
011010 11 0001010 1001101 1010101 000 //START: DISPC "\nMUL 30="
1001100 0100000 0110011 0110000 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nMUL 30="
100010 00010 00000 00001 00000000000 //MUL RO,R1,R2 line: 299
011110 00001 00010 0000000000000000 //DISP R2, int line: 300
011111 00011 00000 0000000110010011 //LDR label mul,R3 line: 301
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 302
011100 00011 00100 0000000011110110 //BEO R4, failedMUL, R3 line: 303
011010 11 0001010 1000100 1001001 000 //START: DISPC "\nDIV 7="
1010110 0100000 0110111 0111101 0000
100011 00010 00000 00001 00000000000 //DIV RO,R1,R2 line: 307
011110 00001 00010 0000000000000000 //DISP R2, int line: 308
011111 00011 00000 0000000110001100 //LDR label div,R3 line: 309
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 310
011100 00011 00100 0000000011110011 //BEQ R4, failedDIV, R3 line: 311
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPEQ 0="
101000\overline{0} \ 1\overline{0}00101 \ 1\overline{0}10001 \ 0\overline{1}00000 \ 0\overline{0}00
0110000_0111101_0000000_00000000000 //END: DISPC "\nCMPEQ 0=" 100100_00010_00000_00001_00000000000 //CMPEQ R0,R1,R2 line: 315
011110 00001 00010 00000000000000000 //DISP R2, int line: 316
011111 00011 00000 0000000110001011 //LDR label 0,R3 line: 317
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 318
011100 00011 00100 0000000011110000 //BEQ R4, failedCMPEQ, R3 line: 319
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPEQ 1="
1010000 1000101 1010001 0100000 0000
0110001 0111101 0000000 00000000000 //END: DISPC "\nCMPEQ 1="
100100 00010 00001 00001 000000000000 //CMPEQ R1,R1,R2 line: 323
011110 00001 00010 00000000000000000 //DISP R2, int line: 324
011111 00011 00000 0000000110000100 //LDR label 1,R3 line: 325
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 326
011100 00011 00100 0000000011101000 //BEQ R4, failedCMPEQ, R3 line: 327
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPLT 0="
1010000 1001100 1010100 0100000 0000
0110000 0111101 0000000 00000000000 //END: DISPC "\nCMPLT 0="
```

```
100101 00010 00000 00001 00000000000 //CMPLT RO,R1,R2 line: 331
011110 00001 00010 0000000000000000 //DISP R2, int line: 332
011111 00011 00000 0000000101111011 //LDR label 0,R3 line: 333
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 334
011100 00011 00100 0000000011100101 //BEQ R4, failedCMPLT, R3 line: 335
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPLT 1="
1010000 \ 1001100 \ 1010100 \ 0100000 \ 0000
0110001 0111101 0000000 00000000000 //END: DISPC "\nCMPLT 1="
100101 00010 00001 00000 00000000000 //CMPLT R1,R0,R2 line: 339
011110 00001 00010 0000000000000000 //DISP R2,int line: 340
011111 00011 00000 0000000101110100 //LDR label 1,R3 line: 341
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 342
011100 00011 00100 0000000011011101 //BEQ R4, failedCMPLT, R3 line: 343
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPLE 0="
1010000 1001100 1000101 0100000 0000
0110000 0111101 0000000 00000000000 //END: DISPC "\nCMPLE 0="
100110 00010 00000 00001 00000000000 //CMPLE RO,R1,R2 line: 347
011110 00001 00010 0000000000000000 //DISP R2, int line: 348
011111_00011_00000_000000101101011 //LDR label_0,R3 line: 349
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 350
011100 00011 00100 0000000011011010 //BEQ R4, failedCMPLE, R3 line: 351
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPLE 1="
1010000 \ 1001100 \ 1000101 \ 0100000 \ 0000
0110001 0111101 0000000 00000000000 //END: DISPC "\nCMPLE 1="
100110 \overline{00010} 00\overline{000} 00000 00000000000 //CMPLE R0,R0,R2 line: 355
011110 00001 00010 0000000000000000 //DISP R2, int line: 356
011111 00011 00000 0000000101100100 //LDR label 1,R3 line: 357
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 358
011100 00011 00100 0000000011010010 //BEO R4, failedCMPLE, R3 line: 359
011010 11 0001010 1000011 1001101 000 //START: DISPC "\nCMPLE 1="
1010000 1001100 1000101 0100000 0000
0110001_0111101_0000000_00000000000 //END: DISPC "\nCMPLE 1=" 100110_00010_00001_00000_0000000000 //CMPLE R1,R0,R2 line: 363
011110 00001 00010 0000000000000000 //DISP R2, int line: 364
011111 00011 00000 0000000101011100 //LDR label 1,R3 line: 365
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 366
011100 00011 00100 0000000011001010 //BEQ R4, failedCMPLE, R3 line: 367
011010 11 0001010 1000001 1001110 000 //START: DISPC "\nAND 2="
100010\overline{0} \ 0\overline{1}00000 \ 0\overline{1}10010 \ 0\overline{1}11101 \ 0\overline{0}00
101000 00010 00000 00001 00000000000 //AND RO,R1,R2 line: 371
011110 00001 00010 00000000000000000 //DISP R2, int line: 372
011111 00011 00000 0000000101001000 //LDR label and,R3 line: 373
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 374
011100 00011 00100 0000000011000111 //BEQ R4, failedAND, R3 line: 375
011010 11 0001010 1001111 1010010 000 //START: DISPC "\nOR 15="
0100000 0110001 0110101 0111101 0000
101001 00010 00000 00001 00000000000 //OR R0,R1,R2 line: 379
011110 00001 00010 000000000000000000 //DISP R2, int line: 380
011111 00011 00000 000000100111111 //LDR label or,R3 line: 381
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 382
011100 00011 00100 0000000011000100 //BEQ R4, failedOR, R3 line: 383
011010 11 0001010 1011000 1001111 000 //START: DISPC "\nXOR 13="
1010010 0100000 0110001 0110011 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nXOR 13="
```

```
101010 00010 00000 00001 00000000000 //xoR RO,R1,R2 line: 387
011110 00001 00010 0000000000000000 //DISP R2, int line: 388
011111 00011 00000 0000000100111101 //LDR label xor,R3 line: 389
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 390
011100 00011 00100 0000000011000001 //BEQ R4, failedXOR, R3 line: 391
011010 11 0001010 1011000 1001110 000 //START: DISPC "\nXNOR -14="
1001111 1010010 0100000 0101101 0000
0110001 0110100 0111101 0000000 0000 //END: DISPC "\nXNOR -14="
101011 00010 00000 00001 00000000000 //XNOR RO,R1,R2 line: 395
011110 00001 00010 0000000000000000 //DISP R2, int line: 396
011111 00011 00000 0000000100111010 //LDR label xnor,R3 line: 397
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 398
011100 00011 00100 0000000010111110 //BEQ R4, failedXNOR, R3 line: 399
011010 11 0001010 1010011 1001000 000 //START: DISPC "\nSHL 60="
1001100 0100000 0110110 0110000 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nSHL 60="
101100 00010 00000 00001 00000000000 //SHL RO,R1,R2 line: 403
011110 00001 00010 0000000000000000 //DISP R2, int line: 404
011111_00011_00000_000000100101110 //LDR label_shl,R3 line: 405
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 406
011100 00011 00100 0000000010111011 //BEQ R4, failedSHL, R3 line: 407
011010 11 0001010 1010011 1001000 000 //START: DISPC "\nSHR 3="
1010010 0100000 0110011 0111101 0000
101101 \overline{00}010 00000 00001 000000000000 //SHR RO,R1,R2 line: 411
011110 00001 00010 0000000000000000 //DISP R2, int line: 412
011111 00011 00000 0000000100100111 //LDR label shr,R3 line: 413
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 414
011100 00011 00100 0000000010111000 //BEO R4, failedSHR, R3 line: 415
011010 11 0001010 1010011 1010010 000 //START: DISPC "\nsRA 3="
1000001 0100000 0110011 0111101 0000
101110 00010 00000 00001 00000000000 //SRA RO,R1,R2 line: 419
011110 00001 00010 0000000000000000 //DISP R2,int line: 420
011111 00011 00000 0000000100011111 //LDR label shr,R3 line: 421
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 422
011100 00011 00100 0000000010110101 //BEQ R4, failedSRA, R3 line: 423
011111 00000 00000 000000100010011 //LDR label neg,R0 line: 424
011010 11 0001010 1010011 1010010 000 //START: DISPC "\nSRA -4="
1000001 0100000 0101101 0110100 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nSRA -4="
101110 00010 00000 00001 00000000000 //SRA RO,R1,R2 line: 428
011110 00001 00010 000000000000000000 //DISP R2, int line: 429
011111 00011 00000 0000000100011000 //LDR label sra neg,R3 line: 430
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 431
011100 00011 00100 0000000010101100 //BEQ R4, failedSRA, R3 line: 432
011111 00000 00000 000000100001000 //LDR label a,R0 line: 433
011010 11 0001010 1000001 1001110 000 //START: DISPC "\nANDC 2="
1000100 1000011 0100000 0110010 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nANDC 2="
011110 00001 00010 0000000000000000 //DISP R2, int line: 438
011111\_00011\_00000\_0000000100000110 //LDR label and,R3 line: 439
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 440
011100 00011 00100 0000000011001110 //BEQ R4, failedANDC, R3 line: 441
011010 11 0001010 1001111 1010010 000 //START: DISPC "\nORC 15="
```

```
1000011 0100000 0110001 0110101 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nORC 15="
011110 00001 00010 0000000000000000 //DISP R2, int line: 446
011111 00011 00000 0000000011111101 //LDR label or,R3 line: 447
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 448
011100 00011 00100 0000000011001011 //BEQ R4, failedORC, R3 line: 449
011010 11 0001010 1011000 1001111 000 //START: DISPC "\nXORC 13="
1010010 1000011 0100000 0110001 0000
0110011 0111101 0000000 00000000000 //END: DISPC "\nXORC 13="
011110 00001 00010 0000000000000000 //DISP R2,int line: 454
011111 00011 00000 0000000011111011 //LDR label xor,R3 line: 455
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 456
011100 00011 00100 0000000011001000 //BEQ R4, failedXORC, R3 line: 457
011010 11 0001010 1011000 1001110 000 //START: DISPC "\nXNORC -14="
1001111 1010010 1000011 0100000 0000
0101101 0110001 0110100 0111101 0000
011110 00001 00010 0000000000000000 //DISP R2,int line: 463
011111 00011 00000 0000000011110111 //LDR label xnor,R3 line: 464
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 465
011100 00011 00100 0000000011000100 //BEQ R4, failedXNORC, R3 line: 466
011010 11 0001010 1010011 1001000 000 //START: DISPC "\nSHLC 60="
1001100_1000011_0100000_0110110_0000
0110000 0111101 0000000 00000000000 //END: DISPC "\nSHLC 60="
011110 00001 00010 00000000000000000 //DISP R2,int line: 471
011111 00011 00000 0000000011101011 //LDR label shl,R3 line: 472
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 473
011100 00011 00100 0000000011000001 //BEQ R4, failedSHLC, R3 line: 474
011010 11 0001010 1010011 1001000 000 //START: DISPC "\nSHRC 3="
1010010\_1000011\_0\overline{1}00000 \ 0\overline{1}10011 \ 0\overline{0}00
0111101 0000000 000000000000000000000 //END: DISPC "\nSHRC 3="
011110 00001 00010 0000000000000000 //DISP R2, int line: 479
011111 00011 00000 0000000011100100 //LDR label shr,R3 line: 480
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 481
011100 00011 00100 0000000010111110 //BEQ R4, failedSHRC, R3 line: 482
011111 00000 00000 0000000011010110 //LDR label a,R0 line: 483
011010 11 0001010 1010011 1010010 000 //START: DISPC "\nSRAC 3="
1000001 1000011 0100000 0110011 0000
0111101 0000000 000000000000000000000 //END: DISPC "\nSRAC 3="
011110 00001 00010 0000000000000000 //DISP R2, int line: 488
011111 00011 00000 0000000011011100 //LDR label sra,R3 line: 489
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 490
011100 00011 00100 0000000010111010 //BEQ R4, failedSRAC, R3 line: 491
011111 00000 00000 0000000011001111 //LDR label neg,R0 line: 492
011010 11 0001010 1010011 1010010 000 //START: DISPC "\nsRAC -4="
100000\overline{1} \ 1\overline{0}00011 \ 0\overline{1}00000 \ 0\overline{1}01101 \ 0\overline{0}00
0110100 0111101 0000000 00000000000 //END: DISPC "\nSRAC -4="
011110 00001 00010 00000000000000000 //DISP R2,int line: 497
011111 00011 00000 0000000011010100 //LDR label sra neg,R3 line: 498
```

```
100100 00100 00010 00011 00000000000 //CMPEQ R2,R3,R4 line: 499
011100 00011 00100 0000000010110001 //BEQ R4, failedSRAC, R3 line: 500
011111 00001 00000 00000000110101000 //LDR label 1,R1 line: 501
011011 00000 11111 000000000000000 //JMP R31,R0 line: 502
000001 00000 00000 000000000000000000 //trap line: 503
011010 11 0001010 1000110 1100001 000 //START: failedReg: DISPC "\nFailed
Register\n"
1101001 1101100 1100101 1100100 0000
0100000 1010010 1100101 1100111 0000
1101001 1110011 1110100 1100101 0000
1110010 0001010 0000000 0000000000 //END: failedReg: DISPC "\nFailed
Register\n"
000001 00000 00000 000000000000000 //trap line: 509
011010 11 0001010 1000110 1100001 000 //START: failedLD: DISPC "\nFailed
LD\n"
1101001 1101100 1100101 1100100 0000
0100000 1001100 1000100 0001010 0000
000001 00000 00000 000000000000000 //trap line: 514
011010 11 0001010 1000110 1100001 000 //START: failedST: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000 1010011 1010100 0001010 0000
0000000 0000000000000000000000000000 //END: failedST: DISPC "\nFailed ST\n"
000001 00000 00000 000000000000000 //trap line: 519
011010 11 0001010 1000110 1100001 000 //START: failedJMP: DISPC "\nFailed
JMP\n"
1101001 1101100 1100101 1100100 0000
0100000 1001010 1001101 1010000 0000
000001 00000 00000 000000000000000 //trap line: 524
011010 11 0001010 1000110 1100001 000 //START: faileDBEQ: DISPC "\nFailed
BEQ\n"
1101001 1101100 1100101 1100100 0000
0100000 1000010 1000101 1010001 0000
000001 00000 00000 000000000000000 //trap line: 529
011010 11 0001010 1000110 1100001 000 //START: faileDBNE: DISPC "\nFailed
BNE\n"
1101001 1101100 1100101 1100100 0000
0100000 1000010 1001110 1000101 0000
000001 00000 00000 000000000000000 //trap line: 534
011010 11 0001010 1000110 1100001 000 //START: failedLDR: DISPC "\nFailed
LDR\n"
1101001 1101100 1100101 1100100 0000
0100000 1001100 1000100 1010010 0000
000001 00000 00000 000000000000000 //trap line: 539
011010 11 0001010 1000110 1100001 000 //START: failedADD: DISPC "\nFailed
ADD\n"
1101001 1101100 1100101 1100100 0000
0100000\_1000001\_1000100\_1000100\_0000
0001010 0000000 00000000000000000000 //END: failedADD: DISPC "\nFailed ADD\n"
000001 00000 00000 000000000000000 //trap line: 544
```

```
011010 11 0001010 1000110 1100001 000 //START: failedSUB: DISPC "\nFailed
SUB\n"
1101001 1101100 1100101 1100100 0000
0100000 1010011 1010101 1000010 0000
000001 00000 00000 000000000000000 //trap line: 549
011010 11 0001010 1000110 1100001 000 //START: failedMUL: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000 1001101 1010101 1001100 0000
000001 00000 00000 000000000000000 //trap line: 554
011010 11 0001010 1000110 1100001 000 //START: failedDIV: DISPC "\nFailed
DIV\n"
1101001 1101100 1100101 1100100 0000
0100000 1000100 1001001 1010110 0000
0001010 0000000 000000000000000000000 //END: failedDIV: DISPC "\nFailed DIV\n"
000001 00000 00000 000000000000000 //trap line: 559
011010 11 0001010 1000110 1100001 000 //START: failedCMPEQ: DISPC "\nFailed
CMPEO\n"
1101001 1101100 1100101 1100100 0000
0100000 1000011 1001101 1010000 0000
1000101 1010001 0001010 0000000 0000 //END: failedCMPEQ: DISPC "\nFailed
CMPEQ\n"
000001 00000 00000 000000000000000 //trap line: 564
011010 11 0001010 1000110 1100001 000 //START: failedCMPLT: DISPC "\nFailed
CMPLT\n"
1101001 1101100 1100101 1100100 0000
0100000 1000011 1001101 1010000 0000
1001100 1010100 0001010 0000000 0000 //END: failedCMPLT: DISPC "\nFailed
CMPLT\n"
000001 00000 00000 000000000000000 //trap line: 569
011010 11 0001010 1000110 1100001 000 //START: failedCMPLE: DISPC "\nFailed
CMPLE\n"
1101001 1101100 1100101 1100100 0000
0100000 1000011 1001101 1010000 0000
1001100 1000101 0001010 0000000 0000 //END: failedCMPLE: DISPC "\nFailed
CMPLE\n"
000001 00000 00000 000000000000000 //trap line: 574
011010 11 0001010 1000110 1100001 000 //START: failedAND: DISPC "\nFailed
AND\n"
1101001 1101100 1100101 1100100 0000
0100000 1000001 1001110 1000100 0000
000001 00000 00000 000000000000000 //trap line: 579
011010 11 0001010 1000110 1100001 000 //START: failedOR: DISPC "\nFailed
OR\n"
1101001 1101100 1100101 1100100 0000
0100000 1001111 1010010 0001010 0000
000001 \overline{00}000 00000 00000000000000000000 //trap line: 584
011010 11 0001010 1000110 1100001 000 //START: failedXOR: DISPC "\nFailed
XOR\n"
1101001 1101100 1100101 1100100 0000
0100000 1011000 1001111 1010010 0000
```

```
000001 00000 00000 000000000000000 //trap line: 589
011010 11 0001010 1000110 1100001 000 //START: failedXNOR: DISPC "\nFailed
XNOR\n"
1101001 1101100 1100101 1100100 0000
0100000 1011000 1001110 1001111 0000
1010010 0001010 0000000 00000000000 //END: failedXNOR: DISPC "\nFailed
XNOR\n"
000001 00000 00000 00000000000000 //trap line: 594
011010 11 0001010 1000110 1100001 000 //START: failedSHL: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000_1010011_1001000_1001100_0000
011010 11 0001010 1000110 1100001 000 //START: failedSHR: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000_1010011_1001000_1010010_0000
000001 \overline{0}0000 00\overline{0}0 0000000000000000000 //trap line: 604
011010 11 0001010 1000110 1100001 000 //START: failedSRA: DISPC "\nFailed
SRA\n"
1101001 1101100 1100101 1100100 0000
0100000 1010011 1010010 1000001 0000
000001 00000 00000 000000000000000 //trap line: 609
011010 11 0001010 1000110 1100001 000 //START: failedADDC: DISPC "\nFailed
ADDC\n"
1101001 1101100 1100101 1100100 0000
0100000 1000001 1000100 1000100 0000
1000011 0001010 0000000 00000000000 //END: failedADDC: DISPC "\nFailed
ADDC\n"
000001 00000 00000 000000000000000 //trap line: 614
011010 11 0001010 1000110 1100001 000 //START: failedSUBC: DISPC "\nFailed
SUBC\n"
1101001 1101100 1100101 1100100 0000
0100000 1010011 1010101 1000010 0000
1000011 0001010 0000000 00000000000 //END: failedSUBC: DISPC "\nFailed
SUBC\n"
000001 00000 00000 000000000000000 //trap line: 619
011010 11 0001010 1000110 1100001 000 //START: failedMULC: DISPC "\nFailed
MULC\n"
1101001 1101100 1100101 1100100 0000
0100000 1001101 1010101 1001100 0000
1000011 0001010 0000000 000000000000 //END: failedMULC: DISPC "\nFailed
MULC\n"
000001 00000 00000 000000000000000 //trap line: 624
011010 11 0001010 1000110 1100001 000 //START: failedDIVC: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000 1000100 1001001 1010110 0000
1000011 0001010 0000000 000000000000 //END: failedDIVC: DISPC "\nFailed
000001 00000 00000 000000000000000 //trap line: 629
011010 11 0001010 1000110 1100001 000 //START: failedCMPEQC: DISPC "\nFailed
CMPEQC\n"
```

```
1101001 1101100 1100101 1100100 0000
0100000 1000011 1001101 1010000 0000
1000101 1010001 1000011 0001010 0000
0000000 00000000000000000000000000000 //END: failedCMPEQC: DISPC "\nFailed
CMPEQC\n"
000001 00000 00000 000000000000000 //trap line: 635
011010 11 0001010 1000110 1100001 000 //START: failedCMPLTC: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000 1000011 1001101 1010000 0000
1001100 1010100 1000011 0001010 0000
CMPLTC\n"
000001 00000 00000 000000000000000 //trap line: 641
011010 11 0001010 1000110 1100001 000 //START: failedCMPLEC: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000\_1000011\_1001101\_1010000\_0000
1001100_1000101_1000011_0001010_0000
CMPLEC\n"
000001 00000 00000 000000000000000 //trap line: 647
011010 11 0001010 1000110 1100001 000 //START: failedANDC: DISPC "\nFailed
ANDC\n"
1101001 1101100 1100101 1100100 0000
0100000_1000001_1001110_1000100_0000
1000011 0001010 0000000 00000000000 //END: failedANDC: DISPC "\nFailed
ANDC\n"
000001 00000 00000 000000000000000 //trap line: 652
011010 11 0001010 1000110 1100001 000 //START: failedORC: DISPC "\nFailed
ORC\n"
1101001 1101100 1100101 1100100 0000
0100000 1001111 1010010 1000011 0000
0001010 0000000 0000000000000000000 //END: failedORC: DISPC "\nFailed ORC\n"
000001 00000 00000 000000000000000 //trap line: 657
011010 11 0001010 1000110 1100001 000 //START: failedXORC: DISPC "\nFailed
XORC\n"
1101001 1101100 1100101 1100100 0000
0100000 - 1011000 - 1001111 - 1010010 - 0000
XORC\n"
000001 00000 00000 000000000000000 //trap line: 662
011010 11 0001010 1000110 1100001 000 //START: failedXNORC: DISPC "\nFailed
XNORC\n"
1101001 1101100 1100101 1100100 0000
0100000 1011000 1001110 1001111 0000
1010010 1000011 0001010 0000000 0000 //END: failedXNORC: DISPC "\nFailed
XNORC\n"
000001 00000 00000 000000000000000 //trap line: 667
011010 11 0001010 1000110 1100001 000 //START: failedSHLC: DISPC "\nFailed
SHLC\n"
1101001 1101100 1100101 1100100 0000
0100000 1010011 1001000 1001100 0000
1000011 0001010 0000000 000000000000 //END: failedSHLC: DISPC "\nFailed
SHLC\n"
000001 00000 00000 000000000000000 //trap line: 672
```

```
011010 11 0001010 1000110 1100001 000 //START: failedSHRC: DISPC "\nFailed
SHRC\n"
1101001 1101100 1100101 1100100 0000
0100000 1010011 1001000 1010010 0000
1000011 0001010 0000000 00000000000 //END: failedSHRC: DISPC "\nFailed
SHRC\n"
000001 00000 00000 000000000000000 //trap line: 677
011010 11 0001010 1000110 1100001 000 //START: failedSRAC: DISPC "\nFailed
SRAC\n"
1101001 1101100 1100101 1100100 0000
0100000 1010011 1010010 1000001 0000
1000011\_0001010\_0000000 000000000000 //END: failedSRAC: DISPC "\nFailed
SRAC\n"
000001 00000 00000 000000000000000 //trap line: 682
011010 11 0001010 1000110 1100001 000 //START: failedST: DISPC "\nFailed
1101001 1101100 1100101 1100100 0000
0100000 1010011 1010100 0001010 0000
011010 11 0001010 1000110 1100001 000 //START: failedBNE: DISPC "\nFailed
BNE\n"
1101001 1101100 1100101 1100100 0000
0100000 1000010 1001110 1000101 0000
000001 00000 00000 000000000000000 //trap line: 692
011010 11 0001010 1000110 1100001 000 //START: failedBEQ: DISPC "\nFailed
BEO\n"
1101001 1101100 1100101 1100100 0000
0100000 1000010 1000101 1010001 0000
0001010 0000000 000000000000000000000 //END: failedBEQ: DISPC "\nFailed BEQ\n"
000001 00000 00000 000000000000000 //trap line: 697
00000000000000000000000000000001111 //label a: DB 15 line: 698
111111111111111111111111111110001 //label neg: DB -15 line: 700
000000000000000000000000000001111 //label or: DB 15 line: 701
111111111111111111111111111111100 //label sra neg: DB -4 line: 711
0001010 1000100 1101001 1110011 0000 //START: label str: DB "\nDisplay string
1110000 1101100 1100001 1111001 0000
0100000_1110011_1110100_1110010_0000
1101001 1101110 1100111 0100000 0000
1110000 1100001 1110011 1110011 0000
```

Matthew Erhardt Final Project
Anthony Donaldson

EE435 5/2/2018

compile.py

```
import sys
import os
import re
import binascii
import codecs
import ctypes
import math
# B Microprocessor Assembler
# Usage: python compile.py program.asm
# Outputs a .bin file of the same name filled with 32-bit words
# of the assembly program written in binary formatted for Verilog
# Based off of https://gist.github.com/TerrorBite/2464756
class SourceLine:
    def init (self, line num, inum, line, opcode, arg1, arg2, arg3):
       self.line num = line num
       self.inum = inum
       self.line = line
       self.opcode = opcode
       self.arg1 = arg1
       self.arg2 = arg2
       self.arg3 = arg3
def twos comp(val, bits):
    """compute the 2's complement of int value val"""
    if (val & (1 << (bits - 1))) != 0: # if sign bit is set e.g., 8bit: 128-255
       val = val + (1 << bits) # compute negative value</pre>
   return val # return positive value as is
def is_int(val):
   try:
       int(val)
       return True
    except ValueError:
       return False
def is float(val):
   try:
       float(val)
       return True
    except ValueError:
       return False
def str_to_int_arr(val):
    # print("Parsing '{}'".format(val))
   if val is None:
       return [0]
   parsed = codecs.getdecoder("unicode_escape") (val[1:-1])[0]
   code list = [int(ord(c)) for c in parsed]
   code_list.append(0)
   return code list
class BCompiler:
   def __init__(self):
       self.re line = re.compile(
```

```
r'^([^:]+:\s+)?(?P<instr>[A-Za-
z]{2,6})\s+(?P<argc>[^,]+))?(,(*P<argb>[^,;]+))?')
        self.re_label = re.compile(r'^(?P<label>[^:]+):')
        self.re char = re.compile(r"'(?P<escape>\\)?(?P<char>[^'\\])'")
        self.re disp str = re.compile(r'^([^:]+:\s+)?(?P<instr>[A-Za-
z]{2,6})\s+(?P<arg>\"(?:[^\"]|\\\")*\")')
        self.instructions = {
            "LD": 0b011000,
            "ST": 0b011001,
            "DISP": 0b011110,
            "JMP": 0b011011,
            "BEQ": 0b011100,
            "BNE": 0b011101,
            "DISPC": 0b011010,
            "LDR": 0b011111,
            "ADD": 0b100000,
            "SUB": 0b100001,
            "MUL": 0b100010,
            "DIV": 0b100011,
            "CMPEQ": 0b100100,
            "CMPLT": 0b100101,
            "CMPLE": 0b100110,
            "AND": 0b101000,
            "OR": 0b101001,
            "XOR": 0b101010,
            "XNOR": 0b101011,
            "SHL": 0b101100,
            "SHR": 0b101101,
            "SRA": 0b101110,
            "ADDC": 0b110000,
            "SUBC": 0b110001,
            "MULC": 0b110010,
            "DIVC": 0b110011,
            "CMPEQC": 0b110100,
            "CMPLTC": 0b110101,
            "CMPLEC": 0b110110,
            "ANDC": 0b111000,
            "ORC": 0b111001,
            "XORC": 0b111010,
            "XNORC": 0b111011,
            "SHLC": 0b111100,
            "SHRC": 0b111101,
            "SRAC": 0b1111110,
            "TRAP": 0b000001,
            "DB": None
        self.regs = {
            "R0": 0,
            "R1": 1,
            "R2": 2,
            "R3": 3,
            "R4": 4,
            "R5": 5,
            "R6": 6,
            "R7": 7,
            "R8": 8,
            "R9": 9,
            "R10": 10,
            "R11": 11,
            "R12": 12,
            "R13": 13,
            "R14": 14,
            "R15": 15,
```

```
"R16": 16,
        "R17": 17,
        "R18": 18,
        "R19": 19,
        "R20": 20, "R21": 21,
        "R22": 22,
        "R23": 23,
        "R24": 24,
        "R25": 25,
        "R26": 26,
        "R27": 27,
        "R28": 28,
        "R29": 29,
        "R30": 30,
        "R31": 31,
        "XP": 30,
        "SP": 29,
"LP": 28,
        "BP": 27
    self.types = {
       "INT": 1,
        "INTEGER": 1,
        "FLOAT": 2,
        "DOUBLE": 2,
        "STR": 3,
        "STRING": 3
    }
def char_to_int(self, char):
   if char is None:
        return 0
   m = self.re char.match(char)
    # Not a character, so return
   if m is None:
       return char
   esc = m.group('escape')
   c = m.group('char')
    # Not an escape character, so return ascii code
   if esc != '\\':
        return ord(c)
    # Can't craft these, so handle each escape character
    if c == 'a':
       return ord('\a')
    elif c == 'b':
       return ord('\b')
    elif c == 'f':
       return ord('\f')
    elif c == 'n':
       return ord('\n')
    elif c == 'r':
       return ord('\r')
    elif c == 't':
       return ord('\t')
    elif c == 'v':
        return ord('\v')
```

```
elif len(c) > 1:
            if c[0] == 'x':
                return int(c[1:], 16)
            elif c[0] == 'o':
                return int(c[1:], 8)
        else:
            return ord(c)
    def compile(self):
        filepath = None
        if len(sys.argv) < 2:</pre>
            filepath = "program.asm"
            filepath = sys.argv[1]
        if not os.path.isfile(filepath):
            print("File path {} does not exist. Exiting...".format(filepath))
            sys.exit()
        labels = {}
        icount = 0
        sourcelines = []
        with open("program.bin", "w") as fout:
            # Pass 1
            with open(filepath) as fin:
                linecount = 0
                for line in fin:
                    linecount += 1
                    line = line.strip().split(';')[0]
                    m = self.re_label.match(line)
                    if m is not None:
                        labels[m.group('label')] = icount + 1
                        print("Line {}: Found label {}".format(linecount,
m.group('label')))
                    m = self.re line.match(line)
                    if m is not None:
                        arga = self.char to int(m.group('arga'))
                        argb = self.char to int(m.group('argb'))
                        argc = self.char_to_int(m.group('argc'))
                        # Have to count the size of a dispc instruction since it has
data after it
                        if m.group('instr').upper() == "DISPC":
                            mstr = self.re disp str.match(line)
                            if is int(argc):
                                sourcelines.append(
                                    SourceLine(linecount, icount, line,
m.group('instr'), int(argc), None, None))
                                icount += 2
                                print("Line {}: Found int {}".format(linecount,
int(argc)))
                            elif is_float(argc):
                                 sourcelines.append(
                                    SourceLine(linecount, icount, line,
m.group('instr'), float(argc), None, None))
                                icount += 2
                                print("Line {}: Found float {}".format(linecount,
float(argc)))
                            elif mstr is not None:
                                str_data = str_to_int_arr(mstr.group('arg'))
                                 sourcelines.append(
                                     SourceLine(linecount, icount, line,
m.group('instr'), str data, None, None))
```

```
icount += 1 + int(len(str data) / 4)
                                print("Line {}: Found string {}".format(linecount,
mstr.group('arg')))
                            else:
                                print(
                                "Line {}: DB is not a string, int, or float, it is a
{}".format(linecount, type(argc)))
                        elif m.group('instr').upper() == "DB":
                            mstr = self.re disp str.match(line)
                            if is int(argc):
                                sourcelines.append(
                                    SourceLine(linecount, icount, line,
m.group('instr'), int(argc), None, None))
                                icount += 1
                                print("Line {}: Found int {}".format(linecount,
int(argc)))
                            elif is float(argc):
                                sourcelines.append(
                                    SourceLine(linecount, icount, line,
m.group('instr'), float(argc), None, None))
                                icount += 1
                                print("Line {}: Found float {}".format(linecount,
float(argc)))
                            elif mstr is not None:
                                str data = str to int arr(mstr.group('arg'))
                                sourcelines.append(
                                    SourceLine(linecount, icount, line,
m.group('instr'), str data, None, None))
                                icount += math.ceil(len(str data) / 4.0)
                                print("Line {}: Found string {}".format(linecount,
mstr.group('arg')))
                            else:
                                print(
                                    "Line {}: DB is not a string, int, or float, it is
a {}".format(linecount,
type(argc)))
                        else:
                            sourcelines.append(SourceLine(linecount, icount, line,
m.group('instr'), argc, arga, argb))
                            print(
                            "Line {}: Found instruction
{}({},{},{})".format(linecount, m.group('instr'), argc, arga,
                                                                              argb))
                            icount += 1
                    elif "TRAP" == line.upper():
                        sourcelines.append(SourceLine(linecount, icount, line, "trap",
None, None, None))
                        print("Line {}: Found instruction trap".format(linecount))
                        icount += 1
            # Pass 2
            for line in sourcelines:
                if line.opcode.upper() in self.instructions:
                    upper_opcode = line.opcode.upper()
                    inst = ""
                    if upper opcode == "DB":
                        if type(line.arg1) is int:
                            print("Line {}: processing db {}".format(line.line num,
line.arg1))
                            inst += "\{:032b\}".format(twos comp(line.arg1, 32))
                        elif type(line.arg1) is float:
                            inst +=
"{:032b}".format(bin(ctypes.c_uint.from_buffer(ctypes.c_float(line.arg1)).value))
```

```
elif type(line.arg1) is list:
                            num bits = 0
                            for i in range(0, len(line.arg1)):
                                if (i + 1) % 4 == 0:
                                    inst += "{:07b}".format(line.arg1[i])
                                    num bits += 7
                                    # Pad string ending
                                    if num bits < 32:</pre>
                                        inst += " " + ("0" * (32 - num bits))
                                    if i == 3:
                                        inst += " //START: " + line.line
                                     # Don't print new line if this is the last
character
                                    if i != len(line.arg1):
                                        inst += "\n"
                                    num bits = 0
                                else:
                                    inst += "{:07b}_{\_}".format(line.arg1[i])
                                    num bits += 7
                             # Pad the last bits
                            if 0 < num bits < 32:
                                inst += ("0" * (32 - num bits))
                            print("Line {}: Invalid db {}".format(line.line num,
type(line.arg1)))
                    else:
                        opcode = self.instructions[upper opcode]
                        inst += "{:06b}_".format(opcode)
                        args_stripped = [str(line.arg1).replace("$", "").upper(),
                                         str(line.arg2).replace("$", "").upper(),
                                         str(line.arg3).replace("$", "").upper()]
                        # print(args_stripped)
                        opcode cat = opcode >> 3
                        # Special instruction
                        if upper_opcode == "TRAP":
                            inst += "00000 00000 00000000000000000"
                        elif opcode cat == 0b011:
                            if upper_opcode == "DISP":
                                if args_stripped[1] in args_stripped[1]:
                                    if args_stripped[1] in ["STR", "STRING"]:
                                        inst +=
"{:05b}_{:05b}_{:016b}".format(self.types[args_stripped[1]], 0,
labels[line.arg1] - line.inum - 2)
                                    else:
                                        inst +=
"{:05b}_{:05b}_{:016b}".format(self.types[args_stripped[1]],
self.regs[args stripped[0]], 0)
                                else:
                                    print(
                                    "Error: this shouldn't happen. DISP type is a {},
not an int, float, or str".format(
                                        type(line.arg2)))
                            elif upper opcode == "LD":
                                if args stripped[2] in self.regs:
                                    if args stripped[0] in self.regs:
                                        inst +=
"{:05b}_{:05b}_{:05b}".format(self.regs[args_stripped[2]],
self.regs[args_stripped[0]],
```

```
twos comp(int(line.arg2), 16))
                                     else:
                                         print("Line {}: {} is not a
register".format(line.line_num, args_stripped[0]))
                                 else:
                                    print("Line {}: {} is not a
register".format(line.line num, args stripped[2]))
                            elif upper opcode == "ST":
                                 if args stripped[2] in self.regs:
                                     if args stripped[0] in self.regs:
                                        inst +=
"{:05b}_{:05b}_{:016b}".format(self.regs[args stripped[0]],
self.regs[args stripped[2]],
twos comp(int(line.arg2), 16))
                                     else:
                                         print("Line {}: {} is not a
register".format(line.line_num, args_stripped[0]))
                                    print("Line {}: {} is not a
register".format(line.line num, args stripped[2]))
                            elif upper_opcode == "JMP":
                                 if args stripped[1] in self.regs:
                                     if args stripped[0] in self.regs:
                                         inst +=
"{:05b}_{:05b}_{:05b}_{:016b}".format(self.regs[args_stripped[1]],
self.regs[args stripped[0]], 0)
                                     else:
                                         print("Line {}: {} is not a
register".format(line.line_num, args_stripped[0]))
                                 else:
                                     print("Line {}: {} is not a
register".format(line.line num, args stripped[1]))
                            elif upper opcode in ["BEQ", "BNE"]:
                                 if args_stripped[2] in self.regs:
                                     if args stripped[0] in self.regs:
                                         inst +=
"{:05b}_{:05b}_{:016b}".format(self.regs[args_stripped[2]],
self.regs[args stripped[0]],
twos comp(labels[line.arg2] - line.inum - 2, 16))
                                         print("Line {}: {} is not a
register".format(line.line_num, args_stripped[0]))
                                else:
                                    print("Line {}: {} is not a
register".format(line.line num, args stripped[2]))
                            elif upper opcode == "LDR":
                                inst +=
\verb|"{:05b}_{_{1}}:05b}_{_{1}}:016b}|".format(self.regs[args_stripped[1]], 0,
twos comp(labels[line.arg1] - line.inum - 2, 16))
                            elif upper opcode == "DISPC":
                                 if type(line.arg1) is int:
                                     inst += "{:05b}_{:05b}_{:016b} \n{:031b}".format(1,
0, 0, twos comp(line.arg1, 32))
                                 elif type(line.arg1) is float:
                                     inst += "{:05b}_{:05b}_{:016b} \n{:031b}".format(2,
0, 0, bin(
```

```
ctypes.c uint.from buffer(ctypes.c float(line.arg1)).value))
                                 elif type(line.arg1) is list:
                                     inst += "{:02b}_".format(3)
                                     num bits = 0
                                     for i in range (0, 3):
                                         if len(line.arg1) > i == 2:
                                             inst += "{:07b}_000 //START:
{}\n".format(line.arg1[i], line.line)
                                         elif len(line.arg1) > i:
                                             inst += "{:07b}_".format(line.arg1[i])
                                             inst += "{:07b}".format(0)
                                     if len(line.arg1) > 3:
                                         for i in range(3, len(line.arg1)):
                                             if (i - 2) % 4 == 0:
                                                 inst += "{:07b}".format(line.arg1[i])
                                                 num bits += 7
                                                 # Pad string ending
                                                 if num bits < 32:</pre>
                                                     inst += " " + ("0" * (32 -
num bits))
                                                 # Don't print new line if this is the
last character
                                                 if i != len(line.arg1):
                                                     inst += "\n"
                                                 num bits = 0
                                             else:
print("charcode={}".format(line.arg1[i]))
                                                 inst += "{:07b} ".format(line.arg1[i])
                                                 num bits += 7
                                     # Pad the last bits
                                     if 0 < num bits < 32:
                                         inst += "_" + ("0" * (32 - num_bits))
                                 else:
                                    print("Error: this shouldn't happen. DISPC arg is
a {}".format(type(line.arg1)))
                            else:
                                print("Error: this shouldn't happen.
Opcode='{}'".format(upper opcode))
                        # Check if constant math operation
                        elif opcode cat in [0b110, 0b111]:
                            if args_stripped[0] in self.regs:
                                 if args stripped[2] in self.regs:
                                    if line.arg2.isdigit():
                                         inst +=
"{:05b}_{:05b}_{:016b}".format(self.regs[args_stripped[2]],
self.regs[args stripped[0]],
twos comp(int(line.arg2), 16))
                                     else:
                                         print("Line {}: Literal {} is not a
number".format(line.line_num, line.arg3))
                                    print("Line {}: {} is not a register (const)
opcode={}".format(line.line num,
args stripped[2],
opcode))
                            else:
```

```
print("Line {}: {} is not a register (const)
opcode={}".format(line.line num,
args_stripped[0],
opcode))
                         # Check if math operation
                        elif opcode cat in [0b100, 0b101]:
                            error = False
                            for arg in args_stripped:
                                 if arg not in self.regs:
                                     print("Line {}: {} is not a register
(math) ".format(line.line num, arg))
                                     error = True
                            if not error:
                                 inst +=
"{:05b}_{:05b}_{:05b}_{:011}".format(self.regs[args stripped[2]],
self.regs[args_stripped[0]],
self.regs[args stripped[1]], 0)
                    if inst[-1] == '\n':
                        inst = inst[:-1]
                    if '\n' in inst:
                        fout.write('{} //END: {}\n'.format(inst, line.line))
                        fout.write('{} //{} line: {}\n'.format(inst, line.line,
line.inum))
                else:
                    print("Line %d: invalid instruction %s".format(line.line num,
line.opcode))
        print("Done!")
if __name__ == '__main__':
    bc = \overline{BCompiler}()
   bc.compile()
```