

# **MultiZone™ Security SDK**

Document Version Rev 1.1.0

March 7, 2019

Copyright Notice Copyright c 2019, Hex Five Security, Inc. All rights reserved. Information in this document is provided as is, with all faults. Hex Five Security expressly disclaims all warranties, representations and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose and non-infringement. Hex Five Security does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

Hex Five Security reserves the right to make changes without further notice to any products herein.

Table 1: Version History

Version	Date	Changes
0.1.1	Dec 11, 2018	Update revision to align to code, add interrupt enable/disable and soft timer to API.
1.0	Feb 18, 2019	Modified multizone.jar to support larger sections; new repo
1.1.0	Mar 7, 2019	Update to include robot support and now ecall send/receive

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Security Through Separation . . . . .	1
1.2	RISC-V ISA Components Supporting Security Through Separation . . . . .	2
1.3	RISC-V – the Most Secure Computing Environment Ever. . . . .	2
1.4	MultiZone Security – The First Trusted Execution Environment for RISC-V . . . . .	2
1.5	MultiZone Security – The First Trusted Execution Environment for RISC-V . . . . .	3
<b>2</b>	<b>MultiZone Security SDK - Demo Application</b>	<b>7</b>
2.1	Operating the MultZone Security SDK Demo Application . . . . .	8
2.2	Common Elements of all Zones . . . . .	12
2.3	Items of Note in Zone #1 . . . . .	12
2.4	Items of Note in Zone #2 . . . . .	16
2.5	Items of Note in Zone #3 . . . . .	18
<b>3</b>	<b>SiFive E31 &amp; E51 Cores on Xilinx A7 Arty Instructions</b>	<b>19</b>
3.1	Quickstart . . . . .	19
<b>4</b>	<b>Multizone Security API</b>	<b>23</b>
<b>5</b>	<b>MultiZone Security Configuration File Definition</b>	<b>29</b>
<b>6</b>	<b>MultiZone Configurator Command line Options</b>	<b>31</b>
<b>7</b>	<b>Errata</b>	<b>33</b>



# Chapter 1

## Introduction

This technical note describes how to build and run a secure application using MultiZone Security – the first Trusted Execution Environment (TEE) for RISC-V. It demonstrates the best practices of security through separation using a standard SiFive 32 or 64 bit RISC-V (E31 or E51 respectively) core supporting the privileged extensions V1.10. This implementation demonstrates the core features of MultiZone Security including: MultiZone nanoKernel, InterZone messenger, MultiZone Configurator and MultiZone Signed Boot along with the example applications provided with the MultiZone Security SDK.

### 1.1 Security Through Separation

Security through separation of duties is a classic, time-tested approach to protecting computer systems and the data contained therein. Security is the policy principle for protecting an asset. Separation was historically associated with “air-gapped” systems not interconnected by a network. In the context of this document, separation is a technical mechanism used to implement and maintain security. Separation may entail the use of different physical devices or other means, such as memory mapping. By separating and restricting the availability and use of assets, security is enforced according to prescribed policy.

It is often said that the only secure system is one that is not connected to any other system – and even then an “air gapped” system might be compromised by non-traditional means (e.g. Stuxnet virus compromise on Iranian uranium enrichment centrifuges used in nuclear reactors). However, in a world where much value is ascribed to the interconnection of systems to create networks – so called Internet of Things (IoT), a physically and logically isolated system is not very interesting to most people. This application note focuses on systems that can retain their security attributes even when connected to open networks.

For a detailed overview of these concepts – review the prpl Foundation Security Guidance Report at <https://prplfoundation.org/documents/>

## 1.2 RISC-V ISA Components Supporting Security Through Separation

The RISC-V ISA contains several features or “hooks” which enable security through separation to be implemented without the use of additional hardware components: Multiple Levels of Privilege – The RISC-V ISA defines four levels of privilege – the highest being machine mode (M), the next is reserved, followed by Supervisor Mode (S) with the lowest being User mode (U). Physical Memory Attributes (PMA) and Physical Memory Protection (PMP) – the RISC-V ISA includes a set of memory protection features in PMA and PMP which allow software operating in Machine Mode (M) to set limitations on the ranges of memory and memory mapped peripherals which can be accessed at lower levels of privilege. Trapping Functions Executions of invalid commands at S or U mode generate traps which can be intercepted at M mode and held or emulated back (Trap and Emulate) to the S or U mode code base by software running at M mode.

## 1.3 RISC-V – the Most Secure Computing Environment Ever.

The goal of separation used for security purposes is to create and preserve a trusted execution environment for an embedded system. Separation is intended to prevent exploitable defects in one zone from propagating to adjacent zones, or to the physical platform as a whole. Failures that occur in one zone are limited to that zone. Of course, when an adversary has a greater level of access, the challenge grows to fend off attacks. The greatest level of access is full physical access to the host system. Secure separation allows an embedded system to process sensitive data securely on behalf of client applications, and to continue doing so if one of the zones is compromised. Separation also enables protection across and between all subsystems of a system-on-a-chip within a unified memory architecture. This means protection covers not only the CPU, but also graphics processors, audio and video processors, communications subsystems, and other subsystems of the chip. The strategic goal of MultiZone Security is to achieve widespread adoption of trusted execution environments in RISC-V that are not limited to a single trusted computing domain, a single application environment, or to the CPU. With RISC-V we have the opportunity to make it the most Secure Computing Platform ever by proliferating these best practices to all applications rather than confining them to niche application where a regulatory framework demands a TEE.

## 1.4 MultiZone Security – The First Trusted Execution Environment for RISC-V

MultiZone Security implements a Trusted Execution Environment (TEE) using the hooks built into the standard RISC-V ISA. The objective is to enable system designers to implement a robust security environment without them having to be experts in security best practices or disrupt their development process or toolchain.

The design point for MultiZone Security is to separate sensitive functional blocks into independent zones and provide these zones with captive assets (ram, rom, i/o, interrupts) and communication with other zones via a secure InterZone Messenger which uses no shared memory.

MultiZone Security differs from traditional TEEs in several key ways:

- Enables an unlimited number of equally secure zones – no concept of secure vs. non-secure
- Imposes a negligible cost on performance and memory - <1% of CPU cycles and <1kB of RAM
- Creates a signed boot structure by default
- Requires no modifications to existing code base
- Provides a high-performance API to securely delegate most privileged instructions
- Works with your existing toolchain and IDE – i.e. Eclipse and GNU command line tools
- Is formally verifiable – as the it is self-contained with no compiler or library dependencies

Typically an operating system or bare metal code would run one zone and key security functions are separated out into additional zones to prevent them from being compromised by the monolithic operating system code base which is subject to frequent vulnerability discovery and patching.

## 1.5 MultiZone Security – The First Trusted Execution Environment for RISC-V

MultiZone Security allows developers to properly implement robust Trusted Execution Environment (TEE) through a simple and intuitive process:

1. Compile and link individual functional blocks for each zone using your existing IDE and toolchain (examples are provided with the GNU command line tools)
  - (a) Optionally include the MultiZone header to access APIs from the nanoKernel such as sending and receiving messages between zones, registering interrupt handlers and yielding the zone when there is no work to be done.
2. Assign resources to each Zone in the MultiZone Configuration file
  - (a) Up to (6) ranges of physical Memory mapped resources per Zone – ram, rom, i/o
    - i. Range 1 is for ROM – the program counter points to this base address when the Zone starts
    - ii. Range 2 is typically used for RAM
    - iii. Range 3-6 are typically used peripherals
  - (b) Define any combination of Read / Write / Execute policy for each individual range
    - i. ROM would normally have [R]ead and e[X]ecute privileges as fixed variables are loaded from rom along with code be executed
    - ii. RAM would normally have [R]ead and [W]rite privileges only
    - iii. Peripherals would normally have [R]ead only or [R]Read and [W]rite privileges

- (c) Range 1 and 2 may have any base address and any size that is a multiple of 4 Bytes; this is done as RAM is often the most scarce resource in a system and cannot be allocated efficiently pages at a time.
- (d) Range 3-6 need to be naturally aligned power of two (NAPOT) or 4 byte aligned (4BL) – meaning the base address must be a multiple of the size.
- (e) Interrupts are assigned to each Zone – PLIC and CLINT
- (f) The tick time for the preemptive scheduler is set – this is the maximum time (in ms) a Zone operates before it is preempted by the scheduler, the Zone can release control earlier with use of a Yield() command. A setting of 0 ms disables the preemptive scheduler which means context switches between Zones only occur on Yield() commands (ie purely cooperative scheduling).

```
# Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved
```

```
Tick = 10 # ms
```

```
Zone = 1 #
```

```
base = 0x40410000; size = 64K; rwx = rx # FLASH
```

```
base = 0x80001000; size = 4K; rwx = rw # RAM
```

```
base = 0x20000000; size = 0x100; rwx = rw # UART
```

```
Zone = 2 #
```

```
irq = 11, 21, 22 # BTN0 BTN1 BTN2
```

```
base = 0x40420000; size = 64K; rwx = rx # FLASH
```

```
base = 0x80002000; size = 4K; rwx = rw # RAM
```

```
base = 0x20005000; size = 0x100; rwx = rw # PWM
```

```
base = 0x20002000; size = 0x100; rwx = rw # GPIO
```

```
base = 0x0C000000; size = 0x400000; rwx = rw # PLIC
```

```
Zone = 3 #
```

```
base = 0x40430000; size = 64K; rwx = rx # FLASH
```

```
base = 0x80003000; size = 4K; rwx = rw # RAM
```

```
base = 0x0200BFF8; size = 0x8; rwx = r # RTC
```

```
base = 0x20002000; size = 0x100; rwx = rw # GPIO
```

Fig. 1 This is the multizone.cfg used in the Evaluation SDK, you can find by opening the multizone-sdk Project or Directory. You can make any changes you like to this version, it supports up to a maximum of 4 Zones. The only limitation is that base addresses are hard coded to the available board support packages (BSP). As you can region see size may be specified in decimal or hex values.

It is possible to overlap memory regions in order to share resources (as you can see from the GPIO Zone 2 and 3 in Fig. 1. In this case it is a RW resource, thus the designer needs to be careful to avoid contention between the two zones.






Fig. 2 MultiZone Configurator flow showing (3) pre-compiled and linked Zone binaries coming together with the `multizone.cfg` file into a signed target firmware image (HEX).



## Chapter 2

# MultiZone Security SDK - Demo Application

This describes the demonstration application included with the MultiZone Security Evaluation SDK. The system architecture is comprised of three separate bare-metal applications, each running in its own zone. The MultiZone nanoKernel enforces hardware-level separation of CPU and memory-mapped resources, policy-based access to I/O peripherals, and user mode execution of interrupt handlers. The InterZone Messenger provides secure communications across the three zones.

### MultiZone™ Security Application




Fig. 3. Demonstration Application shipped with the MultiZone Security Evaluation SDK consisting of (3) bare metal applications each running in independent Zones with separate resources and code running in user mode.

Zone 1 connects to the host PC via UART over USB at 115,200 baud 8N1. Operating in Zone 1 is an ANSI terminal application which presents the user with a command line interface to send and receive messages from other zones, exercise the assets assigned to Zone 1, challenge the enforcement capabilities of the nanoKernel with discrete load, store and exec commands, displays kernel

performance statistics, and demonstrate cooperative behavior by yielding the execution context to the other zones.

Zone 2 is a slightly modified version of the SiFive coreplexip welcome demo which uses the realtime clock and PWM peripheral to drive LED LD1 through the rgb color pallet. It also has three interrupts (PLIC and two CLINT) mapped to buttons (BTN0, 1, 2) which cause LED LD1 to change color for 5 seconds and send a message back to Zone 1 using the InterZone messenger.

Zone 3 is designed to operate a robot via GPIO and timed with the realtime clock. Messages sent to Zone 3 cause the robot to unfold, execute a timed dance, make minor adjustments to each motor and fold back to the storage position. When a robot attach or detach is sensed on GPIO pins, Zone 3 send a message to zone 1 and LED LD0 color changes from flashing red (unattached) to flashing green (attached).

## 2.1 Operating the MultiZone Security SDK Demo Application

```

=====
Hex Five MultiZone(TM) Security v.0.1.1
Copyright (C) 2018 Hex Five Security Inc. All Rights Reserved
=====
This version of MultiZone(TM) is meant for evaluation purposes only.
As such, use of this software is governed by your Evaluation License.
There may be other functional limitations as described in the
evaluation kit documentation. The full version of the software does
not have these restrictions.
=====
Machine ISA   : 0x40101105 RV32 ACIMU
Vendor       : 0x00000000 Unknown
Architecture : 0x00000000
Implementation: 0x00000000
Hart ID      : 0x00000000
CPU clock    : 65 MHz

Z1 > █

```

Fig. 4. Serial terminal window connected to Zone 1. Note the Press Enter on the window to get a list of commands that you can issue to Zone 1.

You may issue discrete load, store and exec commands inside Zone 1 to test the memory protection provided by MultiZone Security as noted in table below. The memory map is available by expanding the hexfive-multizone Project and double clicking multizone.cfg. As noted earlier, the zone configuration is locked in the Evaluation version of MultiZone Security, thus edits to this file will not have any effect.

N.B. The memory map for each BSP is different, consult the appendix to verify the actual multizone.cfg file for your version.

```
# Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved
```

```
Tick = 10 # ms
```

```
Zone = 1 #
```

```
base = 0x40410000; size = 64K; rwx = rx # FLASH
```

```
base = 0x80001000; size = 4K; rwx = rw # RAM
```

```
base = 0x20000000; size = 0x100; rwx = rw # UART
```

```
Zone = 2 #
```

```
irq = 11, 21, 22 # BTNO BTN1 BTN2
```

```
base = 0x40420000; size = 64K; rwx = rx # FLASH
```

```
base = 0x80002000; size = 4K; rwx = rw # RAM
```

```
base = 0x20005000; size = 0x100; rwx = rw # PWM
```

```
base = 0x20002000; size = 0x100; rwx = rw # GPIO
```

```
base = 0x0C000000; size = 0x400000; rwx = rw # PLIC
```

```
Zone = 3 #
```

```
base = 0x40430000; size = 64K; rwx = rx # FLASH
```

```
base = 0x80003000; size = 4K; rwx = rw # RAM
```

```
base = 0x0200BFF8; size = 0x8; rwx = r # RTC
```

```
base = 0x20002000; size = 0x100; rwx = rw # GPIO
```

The available command format and syntax for the Zone 1 terminal is:

Command	Syntax and function	Example
load	<p>load [address] – where address is a physical memory address without the 0x header.</p> <p>Completes a byte load from the address listed, if the address is not within the Zone 1 memory map it will return an exception</p>	<pre>Z1&gt; load 80001000 [valid] 0x80001000 : 0x0c  Z1&gt; load 80000FFF [invalid] Load access fault : 0x00000005..  The format of a load address fault is: Fault type   Attempted address   Program Pointer Location</pre>
store	<p>Store [address] [value] – where address is a physical memory address without the 0x; value is a byte (eg aa), a half-word (eg aabb) or a word (eg aabbccdd)</p> <p>When storing a byte, the byte store instruction is used and no alignment is required; when storing a half word the half-word store instruction is used and alignment must be to a half word, when storing a word, the word store instruction is used and alignment must be to the word.</p>	<pre>Z1&gt; store 80001000 aabbccdd 0x80001000 : 0xaabbccdd  Z1&gt; store 80001001 aabb Store/AMO address misaligned :  Z1&gt; store 8000FFE aabb Store access fault : 0x00000007 [Outside Address Range]</pre>
exec	<p>Exec [address] – where the address is a physical memory address without the 0x header.</p> <p>This is equivalent to a jump command.</p>	<pre>Z1&gt; exec 40410000 [rom start] - Causes Zone 1 to reboot  Z1&gt; exec 40410004 [Valid address, but not valid instructions here as is not the starting address so Zone 1 will hang. Reset to Recover  Z1&gt; exec 80001000 Instruction access fault : ... [No e[X]ecute privilege in RAM]</pre>

Command	Syntax and function	Example
send	send [Zone #] message Sends a message to another zone – in this application, only zone 3 is actively listening for messages and these only relate to the robot.	Z1> send 3 > (deploys the robot)
yield	yield – releases context from zone 1 and measures the amount of elapsed time (in us) until context returns to zone 1.	Z1> yield yield : elapsed time 17us [Zones 2 & 3 are configured to yield by default]
stats	Stats – completes a set of 11 yield commands, measures and calculates context switch time in cycles and microseconds	Z1> stats 1354 cycles in 20 us 1091 cycles in 16 us 1234 cycles in 18 us 1085 cycles in 16 us 1223 cycles in 18 us 1088 cycles in 16 us 1222 cycles in 18 us 1318 cycles in 20 us 1223 cycles in 18 us 1085 cycles in 16 us 1227 cycles in 18 us ----- cycles min/med/max = ... time min/med/max = ... ctx sw instr min/med/max = ... ctx sw cycles min/med/max = ... ctx sw time min/med/max = ...

Command	Syntax and function	Example
timer	timer – sets a soft timer in ms which interrupt Zone 1 with a message when complete	<pre>Z1&gt; timer 5000 timer set T0=4879, T1=9879 (5 seconds later) Z1&gt; timer expired : 9880</pre>
restart	restart – jumps to the starting flash address of zone 1 to reboot zone 1, equivalent to issuing exec 40410000	<pre>Z1&gt; restart =====... Hex Five MultiZone(TM)... Copyright (C) 2018 Hex Five ... =====...  ... Z1&gt;</pre>

## 2.2 Common Elements of all Zones

In this demonstration application, all zones take advantage of the Multizone library by including libhexfive.h in main.c – this provides access to the MultiZone APIs (see MultiZone API section for more detail)

```
/* Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved */

#include <fcntl.h>
. . .
#include <libhexfive.h>
```

## 2.3 Items of Note in Zone #1

One of the features of Zone 1 is to enable command line testing of the PMA and PMP functions, when invalid accesses are issued these generate exceptions that are trapped in the nanoKernal. The Zone may register an exception handler to provide feedback to the user:

```
void trap_0x5_handler(void)__attribute__((interrupt("user")));
void trap_0x5_handler(void){

    int msg[4]={0,0,0,0};
```



```

    ECALL_RECV(1, msg);
    printf("Load access fault : 0x%08x 0x%08x 0x%08x \n", msg[0], msg[1], msg[2]);
}

```

The definition of these exceptions is shown in the RISC-V Privileged Architectures V1.1, Table 3.6. You can register a single exception handler against multiple exceptions; however in this case as the output text is different using different exception handlers for each is a more performant solution. Calls to privileged functions can be done in two ways as shown in the example that reads the ISA ID register. They can either be made directly as a privileged call as they would in an application running in machine mode or then can be made using one of the MultiZone APIs (commented out in this example). In the privileged call case, the call is trapped by the nanoKernel, validated, executed and emulated back to the Zone. This works, but is less performant than simply using the MultiZone API call.

```

// -----
void print_cpu_info(void) {
// -----

    // misa
    uint64_t misa = 0x0; asm ( "csrr %0, misa" : "=r"(misa) );
    //const uint64_t misa = ECALL_CSRR_MISA();

```

To interact with the user, Zone 1 runs a simple loop which performs the following functions: a. Checks the UART and manages cursor, backspace and other commands b. Checks for incoming messages from Zone 3 and prints them

```

// poll & print incoming messages
int msg[4]={0,0,0,0};

ECALL_RECV(3, msg);

if (msg[0]){

    write(1, "\e7", 2); // save curs pos
    write(1, "\e[2K", 4); // 2K clear entire line - cur pos doesn't change

    switch (msg[0]) {
    case 1 : write(1, "\rZ3 > USB DEVICE ATTACH VID=0x1267 PID=0x0000....
    break;
    case 2 : write(1, "\rZ3 > USB DEVICE DETACH\r\n", 25); break;
    case 331 : write(1, "\rZ3 > CLINT IRQ 23 [BTN3]\r\n", 27); break;
    case 'p' : write(1, "\rZ3 > pong\r\n", 12); break;
    default : write(1, "\rZ3 > ???\r\n", 11); break;

```

```
}
```

Checks for incoming messages from Zone 2 and prints them

```
ECALL_RECV(2, msg);
if (msg[0]){
    write(1, "\e7", 2); // save curs pos
    write(1, "\e[2K", 4); // 2K clear entire line - cur pos doesn't change
    switch (msg[0]) {
        case 201 : write(1, "\rZ2 > PLIC  IRQ 11 [BTN0]\r\n", 27); break;
        case 211 : write(1, "\rZ2 > CLINT IRQ 21 [BTN1]\r\n", 27); break;
        case 221 : write(1, "\rZ2 > CLINT IRQ 22 [BTN2]\r\n", 27); break;
        default  : write(1, "\rZ2 > ???\r\n", 11); break;
    }
}
```

Yields context to the next Zone (in this case Zone 2)

```
ECALL_YIELD();
```

In main() two test options are shown and commented out The first one simulates a locked up Zone and forces the nanoKernal to preempt Zone 1 and force a context switch based on the defined tick time (10ms). The second one immediately yields Zone 1 and allows for measurement of context switching performance.

```
int main (void) {
// -----

    //volatile int w=0; while(1){w++;}
    //while(1) ECALL_YIELD();
}
```

Next the exception handlers are registered using MultiZone APIs

```
ECALL_TRP_VECT(0x0, trap_0x0_handler); // 0x0 Instruction address misaligned
ECALL_TRP_VECT(0x1, trap_0x1_handler); // 0x1 Instruction access fault
ECALL_TRP_VECT(0x2, trap_0x2_handler); // 0x2 Illegal Instruction
ECALL_TRP_VECT(0x4, trap_0x4_handler); // 0x4 Load address misaligned
ECALL_TRP_VECT(0x5, trap_0x5_handler); // 0x5 Load access fault
ECALL_TRP_VECT(0x6, trap_0x6_handler); // 0x6 Store/AMO address misaligned
ECALL_TRP_VECT(0x7, trap_0x7_handler); // 0x7 Store access fault
```

The elapsed cycles time for a yield relies on reading MCYCLE which is a privileged register – it is accessed via the MultiZone API

```

} else if (tk1 != NULL && strcmp(tk1, "yield")==0){
    uint64_t C1 = ECALL_CSRR_MCYCLE();
    ECALL_YIELD();
    uint64_t C2 = ECALL_CSRR_MCYCLE();
    const int T = ((C2-C1)*1000000)/CPU_FREQ;
    printf( (T>0 ? "yield : elapsed time %dus \n" : "yield : n/a \n"), T);

```

The softtimer is implemented with a timer command in milliseconds. At the expiry of the timer, trap 0x3 is issued.

```

#include <libhexfive.h>

...

void trap_0x3_handler(void)__attribute__((interrupt("user")));
void trap_0x3_handler(void){
    const uint64_t T = ECALL_CSRR_MTIME();
    ...

    printf("\rZ1 > timer expired : %lu", (unsigned long)(T*1000/RTC_FREQ));

    ....
}

...

main () {

    ECALL_TRP_VECT(0x3, trap_0x3_handler); // register 0x3 Soft timer
    while(1){

        // do many things

    }
}

```

## 2.4 Items of Note in Zone #2

Zone 2 is designed to show how an existing application – in this case the SiFive corplexip welcome code can be dropped into a zone without modification and simply run in user mode and by trapping

an emulating necessary privileged instructions. The first item of note is that the UART functionality from the coreplexipwelcome code has a UART defined and interacts with it. In the MultiZone Configuration, the UART peripheral is not assigned to Zone 2, thus these command generate exceptions; since there is no handler registered in Zone 2 for these exceptions, they end up doing nothing. The first three buttons are tied to local interrupts which cause LED LD1 to change color for 5 seconds. This code shows how to create a user mode interrupt handler, then in main() how to register that handler against a specific interrupt. You can also see how Zone2 sends a message to Zone 1 in the interrupt handler.

```
void button_0_handler(void)__attribute__((interrupt("user")));
void button_0_handler(void){ // global interrupt

    ECALL_SEND(1, (int[4]){201,0,0,0});

    plic_source int_num  = PLIC_claim_interrupt(&g_plic); // claim

    LD1_GRN_ON; LD1_RED_OFF; LD1_BLU_OFF;

    const uint64_t T1 = ECALL_CSRR_MTIME() + 3*RTC_FREQ;
    while (ECALL_CSRR_MTIME() < T1) ECALL_YIELD();

    LD1_RED_OFF; LD1_GRN_OFF; LD1_BLU_OFF;

    GPIO_REG(GPIO_RISE_IP) |= (1<<BTN0); //clear gpio irq

    PLIC_complete_interrupt(&g_plic, int_num); // complete

}
```

```
/*configures Button1 as a local interrupt*/
void b1_irq_init() {

    //dissable hw io function
    GPIO_REG(GPIO_IOF_EN )    &= ~(1 << BUTTON_1_OFFSET);

    //set to input
    GPIO_REG(GPIO_INPUT_EN)   |= (1<<BUTTON_1_OFFSET);
    GPIO_REG(GPIO_PULLUP_EN)  |= (1<<BUTTON_1_OFFSET);

    //set to interrupt on rising edge
    GPIO_REG(GPIO_RISE_IE)    |= (1<<BUTTON_1_OFFSET);

    //enable the interrupt
```

```

        ECALL_IRQ_VECT(16+LOCAL_INT_BTN_1, button_1_handler); // set_csr
    }

```

The interrupt service routine in this case stalls for 5 seconds (which is obviously not a typical design point), but illustrates how an ISR can be pre-empted by another interrupt. If button\_0\_handler is operating and button 1 is pressed, button\_0\_handler is pushed onto the stack inside the zone and button\_1\_handler executes; once button\_1\_handler is complete, button\_0\_handler finishes then Zone 2 returns to its normal operation – wherever the program counter was pointed to prior to the button\_0 being pressed.

## 2.5 Items of Note in Zone #3

Zone 3 implements robot control over GPIO using a SPI interface to a OWI 535 Robot with USB kit. Unfortunately as the Arty board does not have another available USB port, a proprietary SPI-USB peripheral had to be developed which takes a SPI output from header JA and drives the USB connector. We have not yet created a mass-market friendly version of this, but when we do will plan to share the design and software files for this peripheral. Zone 3 implements a number of specific robot commands received as messages from Zone 1.

```

int msg[4]={0,0,0,0}; ECALL_RECV(1, msg);
if (msg[0]>1 && usb_state==0x12670000 && cmd_timer==0){

    uint8_t cmd[3] = {0x00, 0x00, 0x00};
    switch (msg[0]){
        case 'q' : cmd[0] = 0x01; break; // grip close
        case 'a' : cmd[0] = 0x02; break; // grip open
        case 'w' : cmd[0] = 0x04; break; // wrist up
        case 's' : cmd[0] = 0x08; break; // wrist down
        case 'e' : cmd[0] = 0x10; break; // elbow up
        case 'd' : cmd[0] = 0x20; break; // elbow down
        case 'r' : cmd[0] = 0x40; break; // shoulder up
        case 'f' : cmd[0] = 0x80; break; // shoulder down
        case 't' : cmd[1] = 0x01; break; // base clockwise
        case 'g' : cmd[1] = 0x02; break; // base counterclockwise
        case 'y' : cmd[2] = 0x01; break; // light on
        default  : break;
    }
}

```

## Chapter 3

# SiFive E31 & E51 Cores on Xilinx A7 Arty Instructions

### 3.1 Quickstart

Pre-requisites for using this Quickstart

- Follow SiFive Freedom E310 Arty FPGA Dev Kit Getting Started Guide
- Upload one of the following bitstreams to the FPGA
  - SiFive E31 Core v3p0 (RISC-V RV32ACIMU)
  - SiFive E51 Core v3p0 (RISC-V RV64ACIMU)
- Get the JTAG debugger cabling complete as documented in the E310 Getting started Guide
- Reset the board by pressing its reset button or the power cycling

Get the GNU toolchain operating (these instructions specific to Ubuntu 18.02 LTS, other versions of Linux tend to be a subset of these requirements)

```
sudo apt update
sudo apt upgrade -y
sudo apt install git make default-jre libftdi1-dev
sudo ln -s /usr/lib/x86_64-linux-gnu/libmpfr.so.6 /usr/lib/x86_64-linux-gnu/libmpfr.so.4
wget https://github.com/hex-five/multizone-sdk/releases/download/v0.1.0/riscv-gnu-toolchain-20181226.tar.xz
tar -xvf riscv-gnu-toolchain-20181226.tar.xz
wget https://github.com/hex-five/multizone-sdk/releases/download/v0.1.0/riscv-openocd-20181226.tar.xz
tar -xvf riscv-openocd-20181226.tar.xz
git clone https://github.com/hex-five/multizone-sdk
sudo apt-get install libusb-0.1-4
```

```
sudo apt-get install screen
```

If you have not already done so, you need to edit or create a file to place the USB devices until plugdev group so you can access them without root privileges:

```
sudo vi /etc/udev/rules.d/99-openocd.rules
```

Then place the following text in that file if it is not already there

```
# These are for the HiFive1 Board
SUBSYSTEM=="usb", ATTR{idVendor}=="0403",
    ATTR{idProduct}=="6010", MODE="664", GROUP="plugdev"
SUBSYSTEM=="tty", ATTRS{idVendor}=="0403",
    ATTRS{idProduct}=="6010", MODE="664", GROUP="plugdev"

# These are for the Olimex Debugger for use with E310 Arty Dev Kit
SUBSYSTEM=="usb", ATTR{idVendor}=="15ba",
    ATTR{idProduct}=="002a", MODE="664", GROUP="plugdev"
SUBSYSTEM=="tty", ATTRS{idVendor}=="15ba",
    ATTRS{idProduct}=="002a", MODE="664", GROUP="plugdev"
```

Detach and re-attach the USB devices for these changes to take effect.

Add environment variables and a path to allow the Makefiles to find the toolchain

edit `/.bashrc` and `/.profile` and place the following text at the bottom of both files.

```
export RISCV=/home/<username>/riscv-gnu-toolchain-20181226
export OPENOCD=/home/<username>/riscv-openocd-20181226
export PATH="$PATH:/home/<username>/riscv-gnu-toolchain-20181226/bin"
```

Close and restart the terminal session for these changes to take effect.

Compile and Upload the project to the Arty board

```
cd multizone-sdk/
make clean
make BOARD=E31 or E51 (depending on which bitstream you uploaded)
make load
```

Open a terminal program to access the Zone 1 Terminal : 115200 baud 8N1, VT100



```
screen /dev/ttyUSB0 115200 8N1 (or it might be ttyUSB1 or ttyUSB2 - try all three)
```

```
=====
                Hex Five MultiZone(TM) Security v.0.1.1
            Copyright (C) 2018 Hex Five Security Inc. All Rights Reserved
=====
This version of MultiZone(TM) is meant for evaluation purposes only.
As such, use of this software is governed by your Evaluation License.
There may be other functional limitations as described in the
evaluation kit documentation. The full version of the software does
not have these restrictions.
=====
Machine ISA   : 0x40101105 RV32 ACIMU
Vendor       : 0x00000000 Unknown
Architecture : 0x00000000
Implementation: 0x00000000
Hart ID      : 0x00000000
CPU clock    : 65 MHz
Z1 > █
```



## Chapter 4

# Multizone Security API

If you expand the hexfive-multizone project and double click on libhexfive.h you will see the API that is available to each Zone.

```
/* Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved */

#include <unistd.h>

#ifndef LIBHEXFIVE_H_
#define LIBHEXFIVE_H_

void ECALL_YIELD();
void ECALL_WFI();

int ECALL_SEND(int, void *);
int ECALL_RECV(int, void *);

void ECALL_TRP_VECT(int, void *);
void ECALL_IRQ_VECT(int, void *);

void ECALL_CSRS_MIE();
void ECALL_CSRC_MIE();

void ECALL_CSRW_MTIMECMP(uint64_t);

uint64_t ECALL_CSRR_MTIME();
uint64_t ECALL_CSRR_MCYCLE();
uint64_t ECALL_CSRR_MINSTR();
uint64_t ECALL_CSRR_MHPMC3();
uint64_t ECALL_CSRR_MHPMC4();

uint64_t ECALL_CSRR_MISA();
uint64_t ECALL_CSRR_MVENDID();
uint64_t ECALL_CSRR_MARCHID();
uint64_t ECALL_CSRR_MIMPID();
uint64_t ECALL_CSRR_MHARTID();
```

```
#endif /* LIBHEXFIVE_H_ */
```

The design point of the API is to be minimalist, additional services can be built into Zones as needed. MultiZone Security is capable of operating code designed for M-mode natively using a trap and emulate structure, when a zone attempts to execute a privileged instruction the nanoKernel will intercept it and, if it is allowed, will emulate and return the value to the zone. However, this results in a performance penalty and thus is not the recommended approach for system design.

For example

```
uint64_t misa = 0x0; asm ( "csrr %0, misa" : "=r"(misa) );  
//const uint64_t misa = ECALL_CSRR_MISA();
```

In the first example, an misa read is directly executed which will cause an exception that is trapped and emulated by the nanoKernel. In the second example (commented out), the ECALL\_CSRR\_MISA(); API is used to read MISA with a materially lower performance impact.

Function	Syntax and function	Example
ECALL_YIELD	<p>ECALL_YIELD();</p> <p>Indicates to the nanoKernel scheduler that the Zone has nothing pressing to do and causes the nanoKernel to immediately move to the next Zone in context.</p>	<p>ECALL_YIELD();</p> <p>In the case of a three zone implementation with a tick time of 10ms, the maximum time to come back to context is 20ms, faster if the other zones Yield as well.</p>
ECALL_SEND	<p>int ECALL_SEND([Zone #], [0-3][Int]);</p> <p>Sends transmits a message from the current zone to the [Zone #]; the message size is an array of [4] integers and the nanoKernel manages transmission with no shared memory. The return value is 1 if the message is successfully sent and 0 if the mailbox is full meaning the message was not successfully sent as the prior message had not been read from the recipient mailbox.</p>	<p>int state = ECALL_SEND(1, {201, 0, 0, 0});</p> <p>Sends an array to Zone 1 of 201, 0, 0, 0 state = 1 if successfully sent to an empty mailbox; state = 0 if send blocked due to full mailbox.</p>
ECALL_RECV	<p>int ECALL_RECV[Zone #], [0-3][int];</p> <p>Checks the mailbox of the current Zone for a message from the listed Zone #, if a message exists it copies it to the array structure provided. Returns 1 if a new message was read for the first time; zero if no new message was read.</p>	<p>int msg[4]={0,0,0,0}; int state = ECALL_RECV(1, msg);</p> <p>The message value in the incoming mailbox from Zone 1 is read into msg; state is set to 1 if it is a new message that has not previously been read or 0 if it is not a new message.</p>
ECALL_TRP_VECT	<p>ECALL_TRP_VECT([Exception Code], [Trap Handler])</p> <p>Registers a handler against a trap generated for an unauthorized instructions; the TRAP #s are defined in the RISC-V Privileged Architectures definition V1.1, Table 3.6 Interrupt 0 types.</p>	<p>ECALL_TRP_VECT(0x0, trap_0x0_handler);</p> <p>Where trap_0x0_handler is registered at the User level of privilege as shown in the Zone 2 sample code.</p>

Function	Syntax and function	Example
ECALL_IRQ_VECT	<p>ECALL_IRQ_VECT([Interrupt #], [Trap Handler])</p> <p>Registers a handler for an interrupt that has been assigned to a Zone in the multizone.cfg file.</p> <p>When an interrupt occurs, the nanoKernel will immediately pull the zone assigned to that interrupt into context and execute the registered interrupt handler.</p>	<p>ECALL_IRQ_VECT(11, button_0_handler); Where button_0_handler is a registered at the user level of privilege as shown in the Zone 2 example code.</p>
CSRS_MIE	<p>ECALL_CSRS_MIE(void)</p> <p>Secure user-mode emulation of the Machine Status Register (mstatus) MIE bit. Enables all interrupts (PLIC + CLINT) mapped to the zone including the soft timer (trap 0x3). The operation is atomic with respect to the context of the zone.</p>	<p>ECALL_CSRS_MIE();</p>
CSRC_MIE	<p>ECALL_CSRC_MIE(void)</p> <p>Secure user-mode emulation of the Machine Status Register (mstatus) MIE bit. Disables all interrupts (PLIC + CLINT) mapped to the zone including the soft timer (trap 0x3). The operation is atomic with respect to the context of the zone.</p>	<p>ECALL_CSRC_MIE();</p>

Function	Syntax and function	Example
ECALL_CSRW_MTIMECMP	<p>ECALL_CSRW_MTIMECMP (uint64_t)</p> <p>Secure user-mode emulation of the machine-mode timer compare register (mtimecmp). Causes a trap 0x3 exception when the mtime register contains a value greater than or equal to the value assigned. Each zone has its own secure instance of timer and trap handler. Per RISC-V specs this is a one-shot timer: once set it will execute its callback function only once. Note that mtime and mtimecmp size is 64-bit even on rv32 architecture. Registering the trap 0x3 handler sets the value of mtimecmp to zero to prevent spurious interrupts. If the timer is set but no handler is registered the exception is ignored.</p>	<pre>// Set the the timer uint64_t T = 10; // ms uint64_t T0 = ECALL_CSRR_MTIME(); uint64_t T1 = T0 + T*32768/1000; ECALL_CSRR_MTIMECMP(T1); // Receive a TRP_0x3 when timer expires See further example code in Zone 1</pre>
ECALL_CSRR_MTIME	<p>Returns MTIME to a variable in a zone, MTIME is a privileged registered normally only available in M mode.</p>	<pre>Int64 mtime = ECALL_CSRR_MTIME();</pre>
ECALL_CSRR_MCYCLE	<p>Returns MCYCLE to a variable in a zone, MCYCLE is a privileged registered normally only available in M mode.</p>	<pre>Int64 mcycle = ECALL_CSRR_MCYCLE();</pre>
ECALL_CSRR_MINSTR	<p>Returns MINSTR to a variable in a zone, MINSTR is a privileged registered normally only available in M mode.</p>	<pre>Int64 minstr = ECALL_CSRR_MINSTR();</pre>

ECALL_CSRR_MHPMC3	Returns MHPMC3 to a variable in a zone, MHPMC3 is a privileged registered normally only available in M mode.	Int64 mhpmc3 = ECALL_CSRR_MHPMC3();
ECALL_CSRR_MHPMC4	Returns MHPMC4 to a variable in a zone, MHPMC4 is a privileged registered normally only available in M mode.	Int64 mhpmc3 = ECALL_CSRR_MHPMC4();
ECALL_CSRR_MISA	Returns MHPMC4 to a variable in a zone, MHPMC4 is a privileged registered normally only available in M mode.	Int64 mhpmc3 = ECALL_CSRR_MHPMC4();
ECALL_CSRR_MVENDID	Returns MVENDID to a variable in a zone, MVENDID is a privileged registered normally only available in M mode.	Int64 misa = ECALL_CSRR_MVENDID();
ECALL_CSRR_MARCHID	Returns MARCHID to a variable in a zone, MARCHID is a privileged registered normally only available in M mode.	Int64 marchid = ECALL_CSRR_MARCHID();
ECALL_CSRR_MIMPID();	Returns MIMPID to a variable in a zone, MIMPID is a privileged registered normally only available in M mode.	Int64 mimpid = ECALL_CSRR_MIMPID();
ECALL_CSRR_MHARTID	Returns MHARTID to a variable in a zone, MHARTID is a privileged registered normally only available in M mode.	Int64 mhardid = ECALL_CSRR_MHARTID();



## Chapter 5

# MultiZone Security Configuration File Definition

The configuration file for the evaluation version of MultiZone Security is shown below, it is presented for your reference but the configuration of the evaluation version of MultiZone Security is locked, thus changes to this file have no effect. Program code operating in each zone is fully modifiable and debuggable inside the zone constraints definitions shown below.

```
# Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved

Tick = 10 # ms

Zone = 1 #
base = 0x40410000; size = 64K; rwx = rx # FLASH
base = 0x80001000; size = 4K; rwx = rw # RAM
base = 0x20000000; size = 0x100; rwx = rw # UART

Zone = 2 #
irq = 11, 21, 22 # BTNO BTN1 BTN2
base = 0x40420000; size = 64K; rwx = rx # FLASH
base = 0x80002000; size = 4K; rwx = rw # RAM
base = 0x20005000; size = 0x100; rwx = rw # PWM
base = 0x20002000; size = 0x100; rwx = rw # GPIO
base = 0x0C000000; size = 0x400000; rwx = rw # PLIC

Zone = 3 #
base = 0x40430000; size = 64K; rwx = rx # FLASH
base = 0x80003000; size = 4K; rwx = rw # RAM
base = 0x0200BFF8; size = 0x8; rwx = r # RTC
base = 0x20002000; size = 0x100; rwx = rw # GPIO
```

Parameter	Definition
tick	tick is the maximum time in ms a Zone may stay in context before the nanoKernel preemptively switches to the next Zone in a round robin manner. The value zero switches to cooperative behavior whereas context switch happens only in response to ECALL_YIELD().
fence	<p>FENCE – this determines whether fencing is enabled when this zone comes into and leaves context. If no fence command is present at the top of a zone definition then fencing is disabled by default.</p> <p>The purpose of FENCE commands is to allow the processor to synchronize the thread and the cache to prior to changing context. If FENCE is turned on, a FENCE and FENCE.I command is issued prior to bring that Zone into context and prior to having that zone leave context. There is a core dependent performance penalty for this instruction that can be material, however in the SiFive E31 and E51 implementation this penalty is negligible.</p>
irq	<p>Interrupt mapping – all interrupts are received by the nanoKernel and, if mapped to a Zone cause that zone to immediately come into context, if it is not already in context, and the assigned interrupt handler to execute upon policy verification.</p> <p>Arguments are:</p> <p>irq = [interrupt numbers assigned to zone, separated with a comma]</p>
base	<p>Each zone has (6) available ranges of memory, including mapped peripherals, that can be uniquely assigned to that zone.</p> <ul style="list-style-type: none"> <li>• The first base is for ROM; size that is a multiple of 4 Bytes, base address is aligned to 4B boundary; when the Zone begins the program counter points to this base address; generally permissions should be RX so that fixed variable loads can also be done from ROM.</li> <li>• The second base is for RAM; size that is a multiple of 4 Bytes, base address that is aligned to 4B boundary; generally permissions would be RW as code is typically not executed from RAM.</li> <li>• base 3-6 are for other memory mapped peripherals – base address must be a multiple of the size (NAPOT) or 3 Byte Aligned (4BL)</li> </ul> <p>Arguments are: [where x is a number from 1-6]:</p> <ul style="list-style-type: none"> <li>• base = [physical base address]</li> <li>• size = [It parses byte, K or M] or you can use a hex size such as 0x100</li> <li>• rwx = any combination of [RWX] – defines memory range permissions Read, Write and Execute</li> </ul>

## Chapter 6

# MultiZone Configurator Command line Options

The MultiZone Configurator is invoked automatically when you run the make command, however it can be operated from a command line as well.

It ships as a java runtime for platform independence:

```
$ java -jar multizone.jar -?
Usage: java -jar multizone.jar [OPTION...] file.hex... [-o file.hex]
Hex Five MultiZone(TM) Configurator

-c, --config=file.cfg      Config file. Default: multizone.cfg
-o, --output=file.hex      Output file. Default: multizone.hex
-a, --arch={E31|E51|...}  Architecture. Default: E31
-q, --quiet                Don't produce any output
-v, --verbose              Produce verbose output
-?, --help                Give this help list
    --usage                Give a short usage message
-V, --version              Print program version
```

```
Example: java -jar multizone.jar zone1.hex zone2.hex zone3.hex -o multizone.hex
Report bugs to <bug@hex-five.com>.
```



## Chapter 7

# Errata

### Issue

Compatibility with gcc compiler optimizations – gcc optimizations for the risc-v toolchain appear to have the opposite result and often result in errors. el.

### Work Around

Optimizations have been disabled in the make file shipped with the MultiZone Security Evaluation SDK. There is no indication that this results in any reduction in performance or increase in code size.