**POLYTECHNIC UNIVERSITY OF THE PHILIPPINES**

***Format &***

***Presentation: 5% \_\_\_\_\_***

***Timeliness: 10% \_\_\_\_\_***

***Correctness: 15%\_\_\_\_\_***

***Analysis &***

***Conclusion: 20%\_\_\_\_\_***

***FINAL***

***SCORE:***

**Computer Engineering Department**

## COEN3394 INDIVIDUAL REPORT

## EXPERIMENT NO 3

**TITLE: Adder-Subtractor Circuit Implementation**

**Name:** rEYES, Don cedric v. **Section:** Bscpe 4-2

**DATE PERFORMED:** jan. 25, 2019 **DATE SUBMITTED:** jan. 29, 2019

**PROFESSOR: ENGR. ROLITO L. MAHAGUAY**

***ANALYSIS:***

|  |
| --- |
| The experiment is about implementing 74LS47 IC as decade counter in an Adder-Subtractor circuit. In digital circuits, an adder–subtractor is a circuit that is capable of adding or subtracting numbers (in particular, binary). |

***CONCLUSION:***

|  |
| --- |
| In this experiment we used 74LS192 IC as a synchronous decade counter that is able to do an up/down counts and used light dependent resistor in our circuit as an input and 7-segment display as the output. |