集成电路版图设计培训

Charlie

课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能


版图设计流程与对应EDA软件



常用术语和定义


Virtuoso Design Environment	The framework that provides a common access and database for front- and back-end custom design tools	
Command Interpreter Window (CIW)	The design environment interface used to access many Virtuoso applications	
CWD	Current working directory (from which <i>virtuoso</i> is started)	
Text entry field	A line buffer in the CIW that accepts commands written in the SKILL programming language	
Cyclic field	Selectable options in an entry field, denoted by a small down arrow	
Library	A collection of design cells represented by cellviews	
Library Manager	A Cadence [®] tool to manage a design library	
Cell	A basic unit of a design hierarchy described by cellviews	
Cellview	A specific view of a cell (schematic, symbol, text, or layout)	
Instance	A uniquely named placement of a cell symbol onto a schematic	
Bindkey	A predefined key on the keyboard that applies a preselected command	

Virtuoso Design Environment




Virtuoso Command Interpreter Window


启动命令: virtuoso




Virtuoso Library Manager




Virtuoso Schematic Editor



Virtuoso Layout Editor



Process Design Kits (PDK) and Rule Decks (RD)



Process Design Kits (PDK) contains the following:


- Symbols & CDFs & Callbacks
- Simulation & CDFs
- Spectre Models
- Fixed Layouts & Parameterized Cells
- IC6.X Technology File

Rule Decks (RD) contain the following

- DRC Rule Decks
- LVS Rule Decks
- Extraction Files

基本操作— 查看工艺文件(Technology File)

Tools → Technology File Manager








Technology File

```
xiaohuik@vm-xiaohuik:cadence gpdk045 lib
                                                       [_][□][×]
<u>File Edit View Search Terminal Help</u>
; Technology File gpdk045
 Generated on Aug 1 13:55:36 2016
      with @(#)$CDS: virtuoso version 6.1.7-64b 05/24/2016
18:54 (sjfbm187) $
  CONTROLS
controls(
techVersion("1.0")
 techParams(
                         value
 ;( parameter
    -----
                         0.6
    NWW1
    NIMPE2
                         0.02
    PIMPE2
                         0.02
    CONTW1
                         0.06
    CONTSP1
                         0.14
    CONTE1
                         0.06
    METAL1E2
                         0.06
    ndiff layer
                         "0xide"
    pdiff layer
                         "0xide"
    nstrap layer
                         "0xide"
    pstrap layer
                         "Oxide"
    active layer
                         "Oxide"
                         "Pimp"
    pplus layer
                         "Nimp"
    nplus layer
    nwell layer
                         "Nwell"
    pwell laver
                         "NOTUSED"
                         "Poly"
   ipoly layer
                                          1,1
                                                        Top
```

基本操作—建立一个库


File→ New → Library



填写库名称和指定工艺文件



选择PDK工艺库





查看新建库的属性


Library Manager: I	Directoryut_PV_Flow/cadence_gpdk045_lib
<u>File Edit View Design Manager H</u> elp	
☐ Show Categories ☐ Show Files Library	Library Property Editor
demo_lib D-LLL GSCLIB045 LLL US_8ths LLL analogLib LLL basic LLL cdsDefTechLib LLL demo_lib LLL device_demo LLL gpdk045	name demo_lib

基本操作 — 导出设计网表

File → Export → CDL










基本操作 — 导出设计版图

File → Export → Stream






Gds Viewer





Physical Verification System (PVS)




Design Rule Check (DRC) Layout Vs. Schematic (LVS)


DRC检查选项 — Run Data and Rules






DRC检查选项 — Input and Output







DRC检查选项 — Rule Selector and Text Options




LVS检查选项 — Run Data, Rules and Input







LVS检查选项 — Comparison Options and Text Options




LVS检查结果 — Extraction Report and ERC Summary




LVS检查结果 — Layout Spice File



LVS检查结果 — Schematic Netlist



LVS检查结果—Comparison Report




课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能

2, CMOS工艺中的层次

了解CMOS工艺中的层次,理解各个层次在版图应用中的图形,颜色,功能和规则。

Nwell/Pwell
Active/Diffusion
Nplus/Pplus
Poly/Gate
Contact
Metal
Via



CMOS工艺层和版图对应关系


P-channel MOSFET **Physical Layer** N-well CVD Oxide Metal 1 Drain Source Silicon Nitride Poly Gate **Polysilicon Layer 1** Gate Oxide **Polysilicon Layer 2** n-well Bulk p substrate P+ Ion Implant Bulk N+ Ion Implant Contact cut to n+/p -channel MOSFET CVD Oxide Metal 1 Metal 1 Source Drain Via Oxide Cuts Poly Gate Metal 2 n+Gate Oxide Pad Contact (Overglass) p substrate Bulk

2016


CMOS 工艺层和Techfile文件

techLayers(;(LayerName	Layer#	Abbreviation	
;(; ;User-Defined Layers: (OVERLAP (Oxide (Oxide_thk	0 2 4	OVERLAP Oxide Oxide_thk)
(Nwell	6	Nwell)
(Poly	10	Poly	
(Nhvt	11	Nhvt	
Nimp	12	Nimp)
Phvt	13	Phvt	
(Pimp	14	Pimp)
(Nzvt	15	Nzvt	
(SiProt	16	SiProt	
(Nburied	18	Nburied)
(Cont	20	Cont	
(SNA	24	SNA)
(Nlvt	26	Nlvt	
(Plvt	27	Plvt	
(Metall	30	Metall)
(Vial	32	Vial	
(Metal2	34	Metal2)
(Via2	36	Via2	
(Metal3	38	Metal3	
(Via3	40	Via3)
(Metal4	42	Metal4	
(Via4	44	Via4)
(Metal5	46	Metal5	
(Via5	48	Via5	
(Metal6	50	Metal6)
(Via6	52	Via6	
(Metal7	54	Metal7)
(Via7	56	Via7	
(Metal8	58	Metal8	
(Via8	60	Via8)
(Metal9	62	Metal9	
(Via9	64	Via9)
(Metal10	66	Metal10	
(Via10	68	Via10	

techLayerPurposePriorities(
	om lowest to highest priority			
;(LayerName	Purpose)			
; ()			
(OVERLAP	drawing)			
(OVERLAP	label)			
(OVERLAP	boundary)			
(Nwell	drawing)			
(Nwell	pin)			
(Nwell	boundary)			
(Oxide	drawing)			
(Oxide_thk	drawing)			
(Poly	drawing)			
(Poly	track)			
(Pimp	drawing)			
(Nhvt	drawing)			
(Nlvt (Nimp	drawing) drawing)			
	drawing) drawing)			
(Phvt (Plvt	drawing)			
(Nzvt	drawing)			
1 2.2	drawing)			
(SiProt (Cont	drawing)			
(Cont	grid)			
(Cont	blockage)			
(Metal1	drawing)			
(Metal1	grid)			
(Metall	track)			
(Metall	blockage)			
(Vial	drawing)			
(Vial	grid)			
(Vial	blockage)			
(Metal2	drawing)			
(Metal2	grid)			
(Metal2	track)			
(Metal2	blockage)			
(Via2	drawing)			
(Via2	grid)			
(Via2	blockage)			
(Metal3	drawing)			
Metal3	grid			



工艺层显示文件及设置



课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能

3, 基本器件和单元的版图结构

学习CMOS工艺中的器件和单元的版图结构, 在以后的版图编辑中熟练运用各个基本器件。

MOSFET

Diode

Bipolar

Resistor


Capacitor

Ind

PAD


Sub/Guardring

3.1 Mosfet




Pmosfet


nmosfet




9/3/2016


3.2 Diode二极管





3.3 Bipolar三极管





3.4 Resistor电阻

Poly Resistor




3.4 Resistor电阻

Nwell Resistor




3.4 Resistor电阻

Nplus Resistor




3.4 Resistor电阻

Metal Resistor




3.5 Capacitor电容

Moscap





3.5 Capacitor电容

MIMCAP




3.6 Ind电感







3.7 PAD



3.7 PAD



3.8 psub, nsub, guardring



课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能

4, Stdcell 标准单元

学习CMOS stdcell标准单元,熟悉各个单元的schmatic和layout结构,学习版图的画法。

Invertor

NAND

NOR


AND


OR

Latch

DFF

4,1 Invertor 反相器






Step 1:


P & N diffP diff

1. 注意两个扩散区之间的间距




Step 2: Epoly over diffspoly diffs

- •1、关于宽长比W/ L.
- •2、多晶硅要在overlap扩散区
- •3、扩散区与多晶硅之间的最小间距
- •4、poly and poly的间距




Step 3: 连接各信号线

- 1、使用Contact来连接metall&diff 或者poly & metall.
- 2、两个contacts 之间的间距,以及 contact 与poly的间距.
- 3、metal和poly之间的最小overlap
- 4、metal1之间的间距.
- 5、尽可能多的排列contacts & vias





Step 4. Well and ImplsStep ImplsNotice:

- 1、最小宽度和面积
- 2、Well overlap diff 以及 imploverlap diff的规则要求.Draw connson metals, poly, diffsor to mark the signals and the edges of cell.Two kinds of conns: internal and AB conn.





4,1 Invertor







4,2 NAND 与非门







4,3 NOR 或非门







4,4 AND 与门







4,5 OR 或门







4,6 Latch 锁存器





4,6 DFF 触发器





课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能


5, 数字电路

以一个pfd为例子,了解简单数字电路的schmatic,并 画出对应的layout,完成版图物理验证drc/lvs。


数字电路板图设计时的关注点

- -速度
- -负载能力
- 一所用的面积

5,数字电路



5, 数字电路



课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能

以一个bandgap为例子,了解简单模拟电路的schmatic, 并画出对应的layout,完成版图物理验证drc/lvs。


数字电路和模拟电路的差别:


数字电路和模拟电路的首要目标不同,数字电路关注的是面积,什么都是最小化


- •Astro、appollo等自动布局布线工具 模拟电路关注的是功能,电路性能、匹配、速度等
- •没有EDA软件能全自动实现,所以需要手工处理


模拟电路版图设计首先考虑三大问题

- -此电路是做什么用的
- •确定一些问题, 如隔离、匹配、布局等
- -需要多少电流
- •金属线宽(外部互连,内部源漏)
- •电流流动方向
- -匹配性问题









课程内容

- 1. DEA软件使用 版图编辑和物理验证工具
- 2. CMOS工艺中的层次
- 3. 基本器件和单元的版图结构
- 4. Stdcell 标准单元
- 5. 数字电路
- 6. 模拟电路
- 7. 模拟电路高级技能

7, Art of Layout

在能独立完成简单模拟电路的版图之后,需要了解模拟电路的高阶要求。

对称 Match 隔离 Shielding 可靠性规则 Rules for Reliability 闩锁效应 Latchup 静电保护 ESD 金属密度规则 Density 天线规则 Antenna 电迁移 Electromigration


7.1 Match


Matching (匹配),精确的宽长比 (W/L),噪声 (noise)等因素不是非常重要。 匹配问题

- 差分对、电流镜•••?
- -误差
- -工艺导致不匹配
- •不统一的扩散
- •不统一的注入
- •CMP后的不完美平面
- -片上变化导致不匹配
- •温度梯度
- •电压变化

7.1 Match

使所有的东西尽量理想,使要匹配的器件被相同的因素以相同的方式影响






7.2 Latch up


- 1. 避免闩锁效应:最常见的Latch up诱因是**电源、地的瞬态脉冲**,这种瞬态脉冲可能的产生原因是瞬时电源中断等,它可能会使引脚电位高于vdd或低于vss,容易发生latch up。因此对于电路中有连接到电源或地的MOS管,周围需要加保护环。
- 2. 容易发生latch up的地方:任何不与power supply、substrate相连的引脚都可能。所以精度要求高时,要查看是否有引脚引线既不连power supply,也不连substrate,凡是和这样的引线相连的源区、漏区都要接保护环。
- 3. 保护环要起到有效的作用就应该使保护环宽度较宽、电阻较低,而且用深扩散材料。
- 4. N管的周围应该加吸收少子电子的N型保护环(ntap), ntap环接vdd; P管的周围应该加吸收少子空穴的P型保护环(ptap), ptap环接gnd。双环对少子的吸收效果比单环好。

7.2 Latchup

7.2 Latchup




7.2 Latchup



7.3 ESD

增加接pad的mos的 drain到gate的距离, 起到了增加限流电阻 的作用。



7.4 Density

每个层次都有密度的要求,不能过高,也不能过低。

7.5 Antenna

天线效应——长金属线(面积较大的金属线)在刻蚀的时候,会吸引大量的电荷(因为工艺中刻蚀金属是在强场中进行的),这时如果该金属直接与管子栅(相当于有栅电容)相连的话,可能会在栅极形成高电压会影响栅极氧化层的质量,降低电路的可靠性和寿命。

天线效应的解决方法:用另外一层更高一层的金属来割断本层的大面积金属。

7.6 Electromigration

电迁移效应: 所谓电迁移效应是指当传输电流过大时, 电子碰撞金属原子, 导致原子移位而使金属断线。

根据电路在最坏情况下的电流值来决定金属线的宽度以及接触孔的排列方式和数目,以避免电迁移。

7.7 高阶要求

布局规划

- -考虑pad的位置影响来决定模块的摆放及其输入输出方向
- 考虑模块间的连接关系确定整个布局
- •尽量短的连线
- •尽量少的交叉
- •尽量不要在模块上通过连线
- -考虑信号的要求来决定模块布局
- •如信号的绝对对称性
- -面积估算
- •模块间留下足够的距离布线
- •要考虑电源线走线、有对称要求的差分信号走线、有隔离要求的信号走线等, 预留足够空间
 - -估计连线问题

7.7 高阶要求

- 一些小提示
- -不要受最小尺寸限制,适当放大间距、宽度之类
- -不要用最小线宽布线, 而更应关注寄生电阻是否较低
- 多打通孔,既保证连接,又减小寄生电阻
- -尽量让所有的管子保持在同一个方向
- -对于模拟电路,不要在模块上,或者任何元件上,走信号线
- -敏感信号和比较噪的信号线不要经过任何元件上方
- -信号线不要经过电容上方
- -提前关注敏感信号和比较噪的信号,想好是否屏蔽或者如何 屏蔽

7.8 高阶要求

- 一些小提示
- -电源线宽度尽量宽些
- -高频信号线,尽量用寄生电容最小的那层金属走线
- -不要让噪声进入衬底
- -如果版图看起来很漂亮,简单的,对称的,很好的信号流, 没有交叉•••••那么它将很好地工作。设想自己是一个电子。
 - -了解工艺流程
 - -不要过分要求

7.8 高阶要求

减小寄生电容的方法

- -寄生电容=金属线宽×金属长度×单位面积电容
- -敏感信号线尽量短
- -选择高层金属走线
- •最高层金属,离衬底最远,单位面积电容最小
- -敏感信号彼此远离
- -不宜长距离一起走线
- -电路模块上尽量不要走线
- -绕开敏感节点

7.8 高阶要求

减小寄生电阻

- -寄生电阻=(金属长度/金属宽度)×方块电阻
- -加大金属线宽,减小金属长度
- -如果金属线太宽,可以采用几层金属并联走线
- •M1M2M3三层金属并联布线, 总的寄生电阻减小1/3