高等计算机系统结构

指令级并行处理

(第三讲)

程旭

2014年3月31日

三种数据相关

- 1. Data dependences (also called true data dependences)
- 2. name dependences
- 3. control dependences

An instruction *j* is *data dependent* on instruction *i* if either of the following holds:

- Instruction *i* produces a result that may be used by instruction *j*.
- Instruction j is data dependent on instruction k, and instruction k is data dependent on instruction i.

名字相关 (Name Dependences)

A name dependence occurs when two instructions use the same register or memory location, called a *name*, but there is no flow of data between the instructions associated with that name. (1) Antidependence; (2) output dependence

对于执行如下类型的指令序列:

$$r_k \leftarrow (r_i) \text{ op } (r_j)$$

真数据相关(True Data-dependence, or Flow Denpendence)

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$

 $r_3 \leftarrow (r_1)$ op (r_2) Read-after-Write $r_5 \leftarrow (r_3)$ op (r_4) (RAW) hazard

反相关(Anti-dependence)

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$

 $r_1 \leftarrow (r_4) \text{ op } (r_5)$

Write-after-Read (WAR) hazard

输出相关(Output-dependence)


$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$

 $r_3 \leftarrow (r_6) \text{ op } (r_7)$

Write-after-Write


(WAW) hazard

数据冒险示例



先写后读冒险(RAW Hazards) 先读后写冒险(WAR Hazards) 写写冒险(WAW Hazards)


复杂指令流水线




为了追求更高性能,流水线变得更加复杂,这是因为:

- 流水化浮点部件的长时延
- 多功能和存储部件
- 具有可变访问时间的存储系统
- 精确中断

复杂按序指令流水线



复杂指令流水线



何时可以安全地发射一条指令?

假设有一个统一的数据结构跟踪记录在所有功能部件中的所有指令状态

在发射级分发(dispatch)一条指令之前,需要完成如下检查:

- 所需功能部件是否可用?
- 输入数据是否可用? ⇒ RAW?
- 写目的操作数是否安全? ⇒ WAR? WAW?
- 是否在WB级会出现结构冒险?

硬件策略: 指令并行

- 为什么需要硬件在运行时支持?
 - 在编译时有些相关情况不能真正判定
 - ●简化编译处理
 - 针对某一机器产生的代码可以在另一机器上有效运行
- 核心思路:允许暂停之后的指令被处理

DIVD **F0**, **F2**, **F4**

ADDD F10,F0,F8

SUBD F12,F8,F14


- ●允许乱序(out-of-order)执行 ⇒ 乱序完成
- ●在1963年的CDC 6600机器中,ID段检测结构冒险和记分板(Scoreboard)数据
- 核心思路: 寄存器换名

DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F0, F8, F14
MULD F6, F10, F0

DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F100, F8, F14
MULD F6, F10, F100


● 消除WAR和WAW冒险

超标量处理器的内部部件



超标量流水线

顺序执行会带来不必要的hazard,本来没有dep的指令,仅仅因为放在了某些指令的后边就要被延迟执行 我们的理想是,不按照程序写就的指令顺序,而是按照数据可用性的顺序来安排执行,即指令的操作是用数据可用性驱动的 而非以指令顺序流来驱动(PC+1)



CDC 6600 Seymour Cray, 1963



- A fast pipelined machine with 60-bit words
 - 128 Kword main memory capacity, 32 banks
- Ten functional units (parallel, unpipelined)
 - Floating Point: adder, 2 multipliers, divider
 - Integer: adder, 2 incrementers, ...
- Hardwired control (no microcoding)



- Ten Peripheral Processors for Input/Output
 - a fast multi-threaded 12-bit integer ALU
- ■Very fast clock, 10 MHz (FP add in 4 clocks)
- >400,000 transistors, 750 sq. ft., 5 tons, 150 kW, novel freon-based technology for cooling
- Fastest machine in world for 5 years (until 7600)
 - over 100 sold (\$7-10M each)




CDC 6600: A Load/Store Architecture

Separate instructions to manipulate three types of reg.

All arithmetic and logic instructions are reg-to-reg


opcode i j k Ri
$$\leftarrow$$
 (Rj) op (Rk)

Only Load and Store instructions refer to memory!



Touching address registers 1 to 5 initiates a load 6 to 7 initiates a store - very useful for vector operations

CDC 6600: Datapath



CDC6600 ISA designed to simplify high-performance implementation

- Use of three-address, register-register ALU instructions simplifies pipelined implementation
 - Only 3-bit register specifier fields checked for dependencies
 - No implicit dependencies between inputs and outputs
- Decoupling setting of address register (Ar) from retrieving value from data register (Xr) simplifies providing multiple outstanding memory accesses
 - Software can schedule load of address register before use of value
 - Can interleave independent instructions inbetween
- CDC6600 has multiple parallel but unpipelined functional units
 - ✓ E.g., 2 separate multipliers
- Follow-on machine CDC7600 used pipelined functional units
 - Foreshadows later RISC designs

CDC6600: Vector Addition

```
B0
             - n
     JZE BO, exit
loop:
                          load X0
      A0
             B0 + a0
      A1
            B0 + b0
                          load X1
      X6
            X0 + X1
            B0 + c0
      A6
                          store X6
             B0 + 1
      B0
      jump loop
```

Ai = address register

Bi = index register

Xi = data register

CDC6600 Scoreboard

- Instructions dispatched in-order to functional units provided no structural hazard or WAW
 - Stall on structural hazard, no functional units available
 - •Only one pending write to any register
- Instructions wait for input operands (RAW hazards) before execution
 - Can execute out-of-order
- Instructions wait for output register to be read by preceding instructions (WAR)
 - Result held in functional unit until register free

IBM Memo on CDC6600

Thomas Watson Jr., IBM CEO, August 1963:

"Last week, Control Data ... announced the 6600 system. I understand that in the laboratory developing the system there are only 34 people including the janitor. Of these, 14 are engineers and 4 are programmers... Contrasting this modest effort with our vast development activities, I fail to understand why we have lost our industry leadership position by letting someone else offer the world's most powerful computer."

To which Cray replied: "It seems like Mr. Watson has answered his own question."

支持按序发射指令的记分板技术 Scoreboard for In-order Issues

把寄存器和每条指令所处的状态记录在一块板子上

Busy[FU#]: a bit-vector to indicate FU's availability. (FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.

write pending

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage 我现在要读一个数,我想知道这个数是否真的已经写进去了,我就去读这个操作数的wp,如果还没

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

> FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR? cannot arise

WAW? WP[dest]

硬件策略: 指令并行(续一)

- 乱序执行 分解 ID段:
 - 1. Issue—decode instructions, check for structural hazards 对指令译码,看有没有structural hazard,如果没有就发到下一个阶段
 - 2. Read operands—wait until no data hazards, then read operands 看有没有RAWhazard,如果没有就发到下一阶段执行,如果有就在这里挡住
- 只要指令同时满足上述两个条件,记分板就允许该指令执行,而无需等待前面的指令完成
- CDC 6600:


第一代并不关心是否按序提交,第一代是乱序执行,乱序提交的,精确中断什么的不管

- 按序发射
- 乱序执行
- 乱序提交(commit) (也就是完成[completion])


CDC 6600 logic gates



北京大学计算机系统结构研究所



记分板体系结构



记分板的含义

- 乱序完成 => WAR, WAW冒险?
- 对WAR的解决方案
 - ●排队等待操作以及它们操作数的拷贝
 - 只在读操作段才读取寄存器
- 对WAW的解决方案,必须检测冒险:暂停等待到其他指令完成
- 在执行阶段可能有多个指令 => 设置多个执行部件或者流水化 执行部件
- ■记分板跟踪相关、状态或操作
- 记分板用四个流水段代替ID、EX、WB三段

记分板控制的四级 当时还没解决control hazard,遇到跳转就停止等待

1. SSUE—decode instructions & check for structural hazards 对指令译码,然后看看有没有structural hazard,如果没有就发到下一阶段

If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure. If a structural or WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

2. Read operands—wait until no data hazards, then read operands (ID2) 解决RAW hazard,就去查两个source的WP上标志的是不是这俩都是空的没有别的指令要写

A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit. When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.

记分板控制的四级(续一)

3. Execution—operate on operands (EX)

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

这个过程只管执行, 啥心也不用操

4. Write result—finish execution (WB)

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. If WAR, then it stalls the instruction.

Example:

DIVD F0, F2, F4

 $\Sigma, \Gamma = \frac{1}{2}$

指令i有两个source,有可能a ready了,b还没有ready,a就得放到寄存器里头,等b好了才一起被读走,这时如果指令j的EX阶段完毕想要WB到寄存器a,但因为b没有ready因此a也没有被读走,j就得

被stall,这样就产生了WAR hazard

ADDD F10, F0, F8

SUBD **F8**, F8, F14

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

记分板的三个主要组成部分

- Instruction status—which of 4 steps the instruction is in
- Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy—Indicates whether the unit is busy or not

Op—Operation to perform in the unit (e.g., + or -)

比如加法器和减法器是一个功能部件,但做加法还是做减法需要有控制符来确定

Fi—Destination register 要描述目标寄存器

Fj, Fk—Source-register numbers

若源数据产生好了,就用Fj/Fk来记录源数据在哪个寄存器中 若原还没产生好,就用Qi、Qi来记录源数据将会从哪个部件产生


- Qj, Qk—Functional units producing source registers Fj, Fk
- Rj, Rk, Qj, Qk都是布尔变量 Rj, Rk—Flags indicating when Fj, Fk are ready


这个就是WP标志位,标记是否有FU在这个reg的write pending上,一个reg的write pending在同一时间只能有一个,因此只需一位标志即可 3. Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

记分板流水线控制的细节

bookkeeping就是对计分板的改变

Instruction status	Wait until	Bookkeeping	
Issue	Not busy (FU) and not result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← `D'; Fj(FU)← `S1'; Fk(FU)← `S2'; Qj← Result('S1'); Qk← Result(`S2'); Rj← not Qj; 若S1有写pendir Rk← not Qk; Result('D')← FU; 就是S1已 ready	ng, dy,
Read operands	Rj and Rk Rj和Rk都ready后,就把	Rj← No; Rk← No 故读出来。然后再做完这一步的bookkeeping,就进入下一阶段	
Execution complete	Functional unit done	这一阶段不判断什么相关,也不做book keeping,就执行	
Write result	→ ∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No)) 左栏的	∀f(if Qj(f)=FU then Rj(f)← Yes); ∀f(if Qk(f)=FU then Rj(f)← Yes); Result(Fi(FU))← 0; Busy(FU)← No 条件满足后就可以写数据了 据进行右栏的操作	







Instruction status

Instruction k issue operai compli Result

F6 34+ R2

45+ R3

MUL' FO **F2** F4

F6 F2 SUBIF8

DIVEF10 FO **F**6

ADD|F6 F8 F2 Issue 2nd LD?

Functional unit status

Fk? dest S1 *S2* FU for FU for Fj?

Tim: Name

Busy Op

Yes Load

Fi

立即数

F6

Fk R2 Qi

Qk Ri Rk

Yes

Integer

No

Mult1

Mult2 No

Add

No

Divide

No

Register result status

Clock

F6 F8 F10 F12 ... F0 F2 F4 F30

FU

Integer

记分板示例第三个周期

Instruction status Read ExecuWrite Instructio *j* K Issue operal completesult 34+ R2 F6 45+ R3 F4 MUI FO F2 F2 SUB F8 DIVEF10 FO **F**6 ADD F6 F8 F2 Functional unit status dest S1 S2 FU for FU for Fi? Fk? Busy Op Fi RkTime Name Fi Fk Qj Qk R2 Yes Load Integer F6 No Mult1 No Mult2 No Add No Divide No


Register result status

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

1 Integer

Issue MULT?

记分板示例第四个周期



北京大学微处理器研究开发中心

北京大学计算机系统结构研究所

记分板示例第五个周期

```
Instruction status
                      Read Execu Write
                 Issue operai compli Result
Instructio j
              k
        34+ R2
    F6
                        2
                              3
                                    我做的是in order的issue,因此第二个LD不做我都不去看MUL
    F2 45+ R3
                  5
MUL FO
        F2
             F4
SUB F8 F6
             F2
DIVEF10 FO
             F6
            F2
ADD F6 F8
Functional unit status
                                  S1
                            dest
                                      S2 FU for FU for Fj?
                                                            Fk?
    Time Name
                            Fi
                                      Fk
                                                            Rk
                 Busy Op
                                          Qj
                                                Qk
                 Yes Load
                            F2
                                      R3
        Integer
                                                            Yes
        Mult1
                 No
                 No
        Mult2
        bbA
                 No
        Divide
                 No
Register result status
                 F0 F2 F4
                                  F6 F8 F10 F12 ...
                                                            F30
Clock
  5
             FU
                      Integer
```

记分板示例第六个周期

FU | Mult1Integer

Instruction status Read Execu Write Issue operai compli Result Instructio *i* K ADD: 2 cycles F6 34+ R2 1 4 F2 45+ R3 5 6 Mult: 10 cycles MUL FO F2 F4 6 SUB F8 F6 F2 Divd: 40 cycles DIVEF10 FO ADD F6 F8 F2 Functional unit status dest S1 S2 FU for FU for Fj? Fk? Busy Op Fi RkTim: Name Fk Qk Fi Qi Ri Yes Load F2 R3 Yes Integer Mult1 Yes Mult FO F2 F4 Yes Integer No Mult2 No Add No Divide No Register result status

F0 F2 F4 F6 F8 F10 F12 ...

北京大学微处理器研究开发中心

Clock

6

F30

记分板示例第七个周期

```
Read Execu Write
Instruction status
Instructio i
                   Issue operai compli Result
               K
     F6
         34+ R2
                                 3
                                       4
     F2
         45+ R3
                    5
                          6
         F2
MUI FO
              F2
              F6
DIV/\Gamma F10
              F2
ADD F6
         F8
                               dest
                                     S1
Functional unit status
                                          S2 FU for FU for Fj?
                                                                  Fk?
                   Busy Op
                               Fi
                                                                  Rk
     Tim: Name
                                     Fi
                                          Fk
                                                     Qk
                                               Qi
                                                            Ri
                   Yes
                               F2
                                          R3
                                                                  No
         Integer
                        Load
         Mult1
                   Yes
                        Mult
                               FO
                                     F2
                                          F4
                                               Integer
                                                            No
                                                                  Yes
         Mult2
                  No
```

Register result status

Add

Divide

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

F6 F2

7 FU Mult1Integer Add

No

Yes Sub F8

Read multiply operands?

北京大学微处理器研究开发中心

IntegerYes No.

记分板示例第8a个周期(前半个周期)

Instruction status	_		Execu		_			
Instructio⊢ <i>j k</i>	Issue	opera	ı comp	I Res	<u>ult</u>			
LD F6 34+ R2	1	2	3	4				
LD F2 45+ R3	5	6	7					
MULF0 F2 F4	6							
SUB F8 F6 F2	7							
DIVEF10 F0 F6	8							
ADD F6 F8 F2								
Functional unit sta	<u>tus</u>		dest	S1	<i>S2</i>	FU foi FU	for Fj?	Fk?
Tim: Name	Busy	Ор	Fi	Fj	Fk	Qj Qk	Rj	Rk
Integer	Yes	Load	F2		R3			No
Mult1	Yes	Mult	FO	F2	F4	Integer	No	Yes
Mult2	No							
				E 0	F 0	Into	. a. a. V. a. a	NIO
Add	Yes	Sub	F8	F6	F2	me	egeiYes	No
		Sub Div	F8 F10	F0	F2 F6	Mult1	No No	Yes

Register result status

Clock *F0 F2 F4 F6 F8 F10 F12 ... F30* **8** *FU* Mult1Integer Add Divide

记分板示例第8b个周期(后半个周期)

Instruction status		Read	Execu	ı Writ	e				
Instructio <i>j k</i>	Issue	opera	ı compi	Res	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6								
SUB F8 F6 F2	7								
DIVEF10 F0 F6	8								
ADD F6 F8 F2									
Functional unit sta	tus		dest	S1	S2	FU for	FU for	Fj?	Fk?
Tim: Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
<i>Tim∈Name</i> Integer	<i>Busy</i> No	<i>Op</i>	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No	<i>Op</i> Mult	Fi F0	<i>Fj</i>	Fk F4	Qj	Qk	<i>Rj</i> Yes	Rk Yes
Integer	No	•				Qj	Qk	<u>, </u>	
Integer Mult1	No Yes No	•				Qj	Qk	<u>, </u>	
Integer Mult1 Mult2	No Yes No	Mult	F0	F2	F4	<i>Qj</i> Mult1	<u>Qk</u>	Yes	Yes
Integer Mult1 Mult2 Add	No Yes No Yes Yes	Mult Sub	F0 F8	F2 F6	F4 F2	,	Qk	Yes Yes	Yes Yes
Integer Mult1 Mult2 Add Divide	No Yes No Yes Yes	Mult Sub	F0 F8	F2 F6 F0	F4 F2 F6	,		Yes Yes	Yes Yes

记分板示例第九个周期

Instruction	on sta	<u>ıtus</u>		Read	Execu	ı Writ	e
Instruction) <i>j</i>	K	Issue	operal	comp	Res	ult
LD F6	34+	R2	1	2	3	4	
LD F2	45+	R3	5	6	7	8	
MUL F0	F2	F4	6	9			
SUB F8	F6	F2	7	9			
DIVEF10) F0	F6	8				
ADD F6	F8	F2					

ADD: 2 cycles

Mult: 10 cycles

Divd: 40 cycles

Functional unit status			st S1	<i>S2</i>	FU fo	ı FU foi	⁻ Fj?	Fk?
Tim: Name	Busy O	p Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
10 Mult1	Yes M	ult F0	F2	F4			Yes	Yes
Mult2	No							
2 Add	Yes S	ub F8	F6	F2			Yes	Yes
Divide	Yes D	iv F10) F0	F6	Mult1		No	Yes

Register result status

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 Add Divide Mult1

Read operands for MULT & SUBD? Issue AD

学计算机系统结构研究所

记分板示例第十个周期

Instruction status					Read	Execu	Writ	e
Instru	uctio	ı <i>j</i>	K	Issue	operai	compl	Res	ult
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MUL	FO	F2	F4	6	9			
SUB	F8	F6	F2	7	9			
DIVE	F10	FO	F6	8				
ADD	F6	F8	F2					

ADD: 2 cycles

Mult: 10 cycles

Divd: 40 cycles

Functional unit sta	<u>tus</u>		dest	S1		FU fo	oi FU fo	or Fj?	Fk?
Tim: Name	Busy	<i>Ор</i>	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
9 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

记分板示例第十一个周期

<u>Instruction status</u>					Read	Execu	Write	e
Instru	ctio	j	K	Issue	operai	compl	Res	ult
LD F	- 6	34+	R2	1	2	3	4	
LD F	- 2	45+	R3	5	6	7	8	
MUL F	= 0	F2	F4	6	9			
SUB F	-8	F6	F2	7	9	11		
DIVER	=10	FO	F6	8				
ADD F	- 6	F8	F2					

ADD: 2 cycles

Mult: 10 cycles

Divd: 40 cycles

Functional unit sta	<u>tus</u>		dest	S1		FU fo	o FU fo	or Fj?	Fk?
Tim: Name	Busy	/ Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
8 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock *F0 F2 F4 F6 F8 F10 F12 ... F30* **11** *FU* Mult1 Add Divide

记分板示例第十二个周期

Instruction status	Read	Execu	u Writ	e				
Instructio <i>j k</i>	Issue opera	a comp	l Res	ult				
LD F6 34+ R2	1 2	3	4					
LD F2 45+ R3	5 6	7	8					
MULF0 F2 F4	6 9							
SUB F8 F6 F2	7 9	11	12					
DIVEF10 F0 F6	8							
ADD F6 F8 F2								
Functional unit sta	<u>itus</u>	dest	S1	<i>S2</i>	FU fo	rFU for	Fj?	Fk?
Tim: Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
7 Mult1	Yes Mult	FO	F2	F4			No	No
Mult2	No							
Add	No							

Register result status

F6 F8 F10 F12 ... Clock F0 F2 F4 F30 Mult1 12 FU Divide

F₀

F6

Mult1

F10

• Read operands for DIVD? 北京大学微处理器研究开发中心

Yes Div

Divide

No

Yes

记分板示例第十三个周期

Yes Add

Div

Yes

Instruction status	Read	l Execu	u Writ	te				
Instructio <i>j k</i>	Issue opera	aı comp	l Res	ult				
LD F6 34+ R2	1 2	3	4					
LD F2 45+ R3	5 6	7	8					
MULF0 F2 F4	6 9							
SUB F8 F6 F2	7 9	11	12					
DIVEF10 F0 F6	8							
ADD F6 F8 F2	13							
Functional unit sta	<u>tus</u>	dest	S1	<i>S2</i>	FU for	FU for	Fj?	Fk?
Tim: Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
6 Mult1	Yes Mult	F0	F2	F4			No	No
Mult2	No							

Register result status

Add

Divide

F10

F6 F8 F2

F₀

F6

Mult1

Yes

No

Yes

Yes

记分板示例第十四个周期

Instruction status	Read	Execu	u Writ	e				
Instructio <i>j k</i>	Issue opera	aı comp	l Res	ult				
LD F6 34+ R2	1 2	3	4					
LD F2 45+ R3	5 6	7	8					
MULF0 F2 F4	6 9							
SUB F8 F6 F2	7 9	11	12					
DIVEF10 F0 F6	8							
ADD F6 F8 F2	13 14							
Functional unit sta	<u>tus</u>	dest	S1	<i>S2</i>	FU foi	FU for	Fj?	Fk?
Tim: Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
5 Mult1	Yes Mult	FO	F2	F4			No	No
Mult2	No							
2 Add	Yes Add	F6	F8	F2			Yes	Yes
Divide	Yes Div	F10	F0	F6	Mult1		No	Yes

Register result status

记分板示例第十五个周期

Instruction status	Read	Execu	u Write	9				
Instructio <i>j k</i>	Issue opera	u comp	l Resu	ult				
LD F6 34+ R2	1 2	3	4					
LD F2 45+ R3	5 6	7	8					
MULF0 F2 F4	6 9							
SUB F8 F6 F2	7 9	11	12					
DIVEF10 F0 F6	8							
ADD F6 F8 F2	13 14							
Functional unit sta	<u>tus</u>	dest	S1	S2	FU foi	FU for	Fj?	Fk?
Tim: Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
4 Mult1	Yes Mult	FO	F2	F4			No	No
Mult2	No							
1 Add	Yes Add	F6	F8	F2			No	No
Divide	Yes Div	F10	FO	F6	Mult1		No	Yes
								-

Register result status

记分板示例第十六个周期

<u>Instruction status</u>		Read	Execu	ı Writ	e				
Instructio <i>j k</i>	Issue	operai	compl	Res	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6	9							
SUB F8 F6 F2	7	9	11	12					
DIVEF10 F0 F6	8								
ADD F6 F8 F2	13	14	16						
Eupotional unit ete	<u></u>		doot	C1	CO			Γ : Ω	Γ LO
<u>Functional unit sta</u>	<u>เนร</u>		dest	51	52	FU IOI	FU for	FJ ?	Fk?
Time Name	<u>lus</u> Busy	Ор	aesi Fi	S i Fj	S2 Fk	Qj	Qk	rj: Rj	rk? Rk
		Ор							
Tim: Name	Busy				Fk				
Tim: Name Integer	<i>Busy</i> No		Fi	Fj	Fk			Řj	Rk
TimeName Integer 3 Mult1	Busy No Yes No		Fi	Fj	Fk			Řj	Rk
TimeName Integer 3 Mult1 Mult2	Busy No Yes No Yes	Mult	Fi F0	Fj F2	Fk F4			<i>Rj</i> No	Rk No
Time Name Integer 3 Mult1 Mult2 0 Add	Busy No Yes No Yes Yes Yes	Mult Add	Fi F0 F6	<i>Fj</i> F2 F8	<i>Fk</i> F4 F2	Qj		Rj No No	Rk No No

记分板示例第十七个周期

						•					
<u>Instructio</u>	n sta	<u>tus</u>		Read	Execu	ı Writ	e				
Instructio	ı j	K	Issue	operal	comp	Res	ult				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MUL FO	F2	F4	6	9							
SUB F8	F6	F2	7	9	11	12					
DIVEF10	F0	F6	8					14/41	.	المسم	
ADD F6	F8	F2	13	14	16			WAI	R Haz	ara!	
<u>Function</u>	<u>al uni</u>	t sta	<u>tus</u>		dest	S1	S2	FU for	FU for	Fj?	Fk?
Tim	_k Nan	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
2	Mult	:1	Yes	Mult	F0	F2	F4			No	No
	Mult	2	No								
	Add		Yes	Add	F6	F8 _	[2			No	NO
	Divid	de	Yes	Div 💆	- [10	F0	F6	Wult1		No	Yes
<u>Register</u>	resul	t sta	<u>tus</u>								
Clock			F0	F2	F4	F6	F8	F10	F12		F30
17		FU	Mult ²			Add		Divide	,		

Write result of ADDD?

记分板示例第十八个周期

Instruction status		Read	Execu	ı Writ	e				
Instructio <i>j k</i>	Issue	opera	comp	Res	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6	9							
SUB F8 F6 F2	7	9	11	12					
DIVEF10 F0 F6	8								
ADD F6 F8 F2	13	14	16						
Functional unit sta	<u>tus</u>		dest	S1	<i>S2</i>	FU for	FU for	Fj?	Fk?
		_							
Tim∈Name	Busy	<i>Ор</i>	Fi	Fj	Fk	Qj	Qk	Rj	Rk
<i>Tim: Name</i> Integer	<i>Busy</i> No	<i>,</i> Ор	<u>Fi</u>	<u>Fj</u>	Fk	Qj	Qk	Rj	Rk
		<i>Op</i> Mult	Fi F0	<i>Fj</i> F2		Qj	Qk	<i>Rj</i> No	Rk No
Integer	No	•				<u>Qj</u>	<u>Qk</u>		
Integer 1 Mult1	No Yes	•				<u>Qj</u>	<u>Qk</u>		
Integer 1 Mult1 Mult2	No Yes No	Mult	F0	F2	F4	<i>Qj</i> Mult1	<u>Qk</u>	No	No
Integer 1 Mult1 Mult2 Add	No Yes No Yes Yes	Mult Add	F0 F6	F2 F8	F4 F2	,	Qk	No No	No No
Integer 1 Mult1 Mult2 Add Divide	No Yes No Yes Yes	Mult Add	F0 F6	F2 F8 F0	F4 F2 F6	,		No No	No No

记分板示例第十九个周期

<u>IIISHUCHOH Status</u>		ricad	LXEC	<i>A VVIII</i>					
Instructio <i>j k</i>	Issue	opera	ı comp	Res	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6	9	19						
SUB F8 F6 F2	7	9	11	12					
DIVEF10 F0 F6	8								
ADD F6 F8 F2	13	14	16						
Functional unit sta	<u>tus</u>		dest	S1	<i>S2</i>	FU for	FU for	Fj?	Fk?
Functional unit sta TimeName	<u>tus</u> <i>Busy</i>	Ор	dest Fi	S1 Fj	S2 Fk	FU foi Qj	FU for Qk	Fj? Rj	Fk? Rk
		Ор					_		
Tim ₍ Name	Busy	•			Fk		_		
Tim: Name Integer	<i>Busy</i> No	•	Fi	Fj	Fk		_	Řj	Rk
<i>Tim: Name</i> Integer 0 Mult1	Busy No Yes No	•	Fi	<i>Fj</i> F2	Fk		_	Řj	Rk
TimeName Integer 0 Mult1 Mult2	Busy No Yes No	Mult	Fi F0	<i>Fj</i> F2	Fk F4		_	<i>Rj</i> No	Rk No

Read Execu Write

Register result status

Instruction status

记分板示例第二十个周期

Instruction status		Read	Execu	ı Writ	e				
Instructio <i>j k</i>	Issu	opera	ı comp	l Res	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6	9	19	20					
SUB F8 F6 F2	7	9	11	12					
DIVEF10 F0 F6	8								
ADD F6 F8 F2	13	14	16						
Functional unit sta	<u>tus</u>		dest	S1	<i>S2</i>	FU foi	FU for	Fj?	Fk?
Tim: Name	Busy	<i>,</i> Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
<i>Tim∈Name</i> Integer	<i>Busy</i> No	<i>,</i> Ор	Fi	<u>Fj</u>	Fk	Qj	<u>Qk</u>	<u>Rj</u>	Rk
<u> </u>		<i>,</i> Ор	<u>Fi</u>	<u>Fj</u>	<u>Fk</u>	Qj	<u>Qk</u>	<u>Rj</u>	Rk
Integer	No	<i>,</i> Ор	<u>Fi</u>	<u>Fj</u>	<u>Fk</u>	Qj	<u>Qk</u>	<i>Rj</i>	Rk
Integer Mult1	No No No	<i>Op</i> Add	<i>Fi</i> F6	<i>Fj</i> F8	<i>Fk</i> F2	Qj	<u>Qk</u>	<i>Rj</i> No	<i>Rk</i> No
Integer Mult1 Mult2	No No No Yes			,		Qj	<u>Qk</u>	,	
Integer Mult1 Mult2 Add	No No No Yes Yes	Add	F6	F8	F2	Qj	Qk	No	No
Integer Mult1 Mult2 Add Divide	No No No Yes Yes	Add Div	F6	F8 F0	F2 F6	Qj F10		No	No

记分板示例第二十一个周期

			•			7//			
Instruction status	F	Read	Execu	Write	Э				
Instructio <i>j k</i>	Issue c	perai	compl	Resi	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6	9	19	20					
SUB F8 F6 F2	7	9	11	12					
DIVEF10 F0 F6	8	21							
ADD F6 F8 F2	13	14	16						
Functional unit sta	<u>tus</u>		dest	S1	S2	FU foi	FU for	Fj?	Fk?
Tim _t Name	Busy (Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes A	\dd	F6	F8	F2			No	No
Divide	Yes [Div	F10	F0	F6			Yes	Yes
Register result stat	tus								

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Add 21 Divide

记分板示例第二十二个周期

Instruction status		Read	Exec	u Writ	e	*//*			
Instructio j k	Issue	e opera	и сотр	l Res	ult				
LD F6 34+ R2	1	2	3	4		AD	D:	2 cycles	5
LD F2 45+ R3	5	6	7	8		N #	14	10 1	
MULF0 F2 F4	6	9	19	20		MI	ilt:	10 cycle	2S
SUB F8 F6 F2	7	9	11	12		Div	, d.	40 ovolo	o C
DIVEF10 F0 F6	8	21				ועו	u:	40 cycle	S
ADD F6 F8 F2	13	14	16	22					
Functional unit sta	atus		dest	S1	<i>S2</i>	FU fo	r FU	for Fj?	Fk?
Tim: Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer									
meger	No								
Mult1	No No								
•									
Mult1	No								
Mult1 Mult2	No No No	Div	F10	F0	F6			No	No
Mult1 Mult2 Add	No No No Yes	Div	F10	F0	F6			No	No
Mult1 Mult2 Add 40 Divide	No No No Yes	Div F2	F10			F10	F1		No F30

记分板示例第六十一个周期

Instruction status	Read	d Exec	u Write				
Instructio <i>j k</i>	Issue oper	aı comp	ol Result				
LD F6 34+ R2	1 2	3	4				
LD F2 45+ R3	5 6	7	8				
MULF0 F2 F4	6 9	19	20				
SUB F8 F6 F2	7 9	11	12				
DIVEF10 F0 F6	8 21	61					
ADD F6 F8 F2	13 14	16	22				
Functional unit sta	<u>tus</u>	dest	S1 S2	FU for	FU for	Fj?	Fk?
Tim: Name	Busy Op	Fi	Fj Fk	Qj	Qk	Rj	Rk
Integer	No						
Mult1	No						
Mult2	No						
Add	No						
0 Divide	Yes Div	F10	F0 F6			No	No
Register result sta	<u>tus</u>						
Clock	F0 F2	F4	F6 F8	8 F10	F12		F30
61 <i>FU</i>				Divide)		

记分板示例第六十二个周期

Instruction status		Read	Execu	ı Writ	te				
Instructio j k	Issue	operal	compi	Res	ult				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULF0 F2 F4	6	9	19	20					
SUB F8 F6 F2	7	9	11	12					
DIVEF10 F0 F6	8	21	61	62					
ADD F6 F8 F2	13	14	16	22					
Functional unit sta	tus		dest	S1	<i>S2</i>	FU for	FU for	Fj?	Fk?
Tim: Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
N /114.2	NI-								
Mult2	No								
Add	No								

register result status

F0 F2 F4 F6 F8 F10 F12 ... Clock F30 **62** FU

CDC 6600 的记分板

- ■来自编译的加速比1.7; 手编代码的加速比2.5, 但是由于存储速度慢(没有Cache)限制了加速比的提高
- 6600记分板的局限性:
 - 没有前递硬件 类似于"数据旁路"
 - ●指令调度局限于基本块内(指令窗口小)只处理了data dep和name dep, control dep就没有碰,这就只能在basic block里头做
 - ●功能部件少(结构冒险),特别是integer/load store部件
 - 存在结构冒险,就暂停发射指令
 - ●等待到WAR冒险解决 在WB阶段,遇到WAR就stall了,这不好
 - 防止WAW冒险

上来第一步就要看WAW,一遇到WAW就干脆暂停issue了,CDC6600就8个寄存器,name hazard到处都是,WAW太多

本讲小结

- 软件或硬件的指令级并行 (ILP)
- ■循环级并行最容易判定
- ■软件并行性取决于程序,如果硬件不能支持就出现冒险
- ■软件相关性/编译器复杂性决定编译中是否能展开循环
 - 存储器相关是最难判定的
- ■硬件开采ILP
 - 在编译时有些相关情况不能真正判定
 - 针对某一机器产生的代码可以在另一机器上有效运行
- ■记分板的核心思想:允许暂停之后的指令提前处理(译码 => 发射 指令 & 读取操作数)
 - ●允许乱序执行 ⇒ 乱序完成
 - ID段检测所有的结构冒险