

- 5
- 4
- 3
- 2
- 1
- D
- C
- B
- A
- 01_NOTE
- 02_BLOCK_DIAGRAM
- 03_C6748_MEMORY_IF_JTAG
- 04_C6748_DDR
- 05_C6748_PHERIPERALS
- 06_C6748_VP_CFG
- 07_C6748_PW
- 08_DDR2
- 09_NAND_FLASH
- 10_FPGA_BANK0_1
- 11_FPGA_BANK2_3
- 12_FPGA_PW
- 13_FPGA_CFG
- 14_DSP_UART
- 15_EEPROM
- 16_LAN8710_MII
- 17_LTE_MODULE
- 18_ISO_CAN
- 19_FPGA_UART
- 20_RELAY
- 21_DIGITAL_BUF
- 22_MEA_P
- 23_MPU9250
- 24_RST_CLK
- 25_POWER1
- 26_POWER2
- 27_PORT

调试记录:

2019-05-27: R288 改为 11K

A

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<RevCode>

Date:

Sunday, June 21, 2020

Sheet

1


of

25




24V->IN12V->1.2V->1.8V->3.3V

Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sunday, June 21, 2020	Sheet 2 of 25







[8]	DSP_DDR2_A[13:0]	>>	DSP_DDR2_A[13:0]
[8]	DSP_DDR2_DQ[15:0]	>>	DSP_DDR2_DQ[15:0]
[8]	DSP_DDR2_BA[2:0]	>>	DSP_DDR2_BA[2:0]
[8]	DSP_DDR2_DQS[1:0]	>>	DSP_DDR2_DQS[1:0]
[8]	DSP_DDR2_DQM[1:0]	>>	DSP_DDR2_DQM[1:0]
[8]	DSP_DDR2_CSn	>>	DSP_DDR2_CSn
[8]	DSP_DDR2_CASn	>>	DSP_DDR2_CASn
[8]	DSP_DDR2_RASn	>>	DSP_DDR2_RASn
[8]	DSP_DDR2_WEn	>>	DSP_DDR2_WEn
[8]	DSP_DDR2_CKE	>>	DSP_DDR2_CKE
[8]	DSP_DDR2_CLKP	>>	DSP_DDR2_CLKP
[8]	DSP_DDR2_CLKN	>>	DSP_DDR2_CLKN



Route to DDR and back to DDR_DQATE0 with same constraints as used for DDR clock and data.
DQGATE Length=CLK+(DQS0+DQS1)/2

Title						
<Title>						
Size	Document Number					Rev
B	<Doc>					<Rev>
Date:	Sunday, June 21, 2020			Sheet	4	of 25






Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sunday, June 21, 2020	Sheet 8 of 25


[3,10] DSP_EMA_D[15:0] >> DSP_EMA_D[15:0]

[3] DSP_EMA_WAIT0 >> DSP_EMA_WAIT0
[3,10] DSP_EMA_OEn >> DSP_EMA_OEn
[3] DSP_EMA_CS3n >> DSP_EMA_CS3n
[3,10] DSP_EMA_WEn >> DSP_EMA_WEn


[3,10] DSP_EMA_A2 >> DSP_EMA_A2
[3,10] DSP_EMA_A1 >> DSP_EMA_A1









DECAPs FOR FLASH







Title			<Title>
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Sunday, June 21, 2020		Sheet 9 of 25








Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sunday, June 21, 2020	Sheet 12 of 25





Configuration Mode	M[1:0]	Bus Width	CCLK Direction
Master Serial/SPI	01	1, 2, 4 ⁽¹⁾	Output
Master SelectMAP/BPI ⁽²⁾	00	8, 16	Output
JTAG ⁽³⁾	xx	1	Input (TCK)
Slave SelectMAP ⁽²⁾	10	8, 16	Input
Slave Serial ⁽⁴⁾	11	1	Input




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sunday, June 21, 2020	Sheet 13 of 25

[5] DSP_DEG_TX
[5] DSP_DEB_RX

DSP_DEG_TX
DSP_DEB_RX



Title		<Title>	
Size	Document Number	Rev	<RevCode>
A	<Doc>		
Date:	Sunday, June 21, 2020	Sheet	14 of 25



[5,20] DSP_SDA
[5,20] DSP_SCL
[5] AT24CXX_WP

DSP_SDA
DSP_SCL
AT24CXX_WP

VDD3V3
C164
0.1uF

VDD3V3
R116
4.7K

U9
A0 VCC
A1 WP
A2 SCL
GND SDA
AT24C02C

AT24CXX_WP
DSP_SCL
DSP_SDA






Title		
AT24C08		
Size A	Document Number <Doc>	Rev 1.0
Date:	Sunday, June 21, 2020	Sheet 15 of 25

[5] LAN8710_MDIO >> LAN8710_MDIO
 LAN8710_MDC >> LAN8710_MDC

 [5] LAN8710_RXD3 >> LAN8710_RXD3
 LAN8710_RXD2 >> LAN8710_RXD2
 LAN8710_RXD1 >> LAN8710_RXD1
 LAN8710_RXD0 >> LAN8710_RXD0
 LAN8710_RXDV >> LAN8710_RXDV
 LAN8710_RXCLK >> LAN8710_RXCLK
 LAN8710_RXER >> LAN8710_RXER

 [5] LAN8710_TXCLK >> LAN8710_TXCLK
 LAN8710_TXEN >> LAN8710_TXEN
 LAN8710_TXD0 >> LAN8710_TXD0
 LAN8710_TXD1 >> LAN8710_TXD1
 LAN8710_TXD2 >> LAN8710_TXD2
 LAN8710_TXD3 >> LAN8710_TXD3
 LAN8710_COL >> LAN8710_COL
 LAN8710_CRS >> LAN8710_CRS



 [10] LAN8710_nRST >> LAN8710_nRST
 [5] LAN8710_nINT >> LAN8710_nINT



电缆颜色光义:
 1: white/orange
 2: orange/white
 3: white/green
 4: blue/white
 5: white/blue
 6: green/white
 7: white/brown
 8: brown/white

[11]	SJA_L_AD0	>>	SJA_L_AD0
[11]	SJA_L_AD1	>>	SJA_L_AD1
[11]	SJA_L_AD2	>>	SJA_L_AD2
[11]	SJA_L_AD3	>>	SJA_L_AD3
[11]	SJA_L_AD4	>>	SJA_L_AD4
[11]	SJA_L_AD5	>>	SJA_L_AD5
[11]	SJA_L_AD6	>>	SJA_L_AD6
[11]	SJA_L_AD7	>>	SJA_L_AD7
[11]	SJA_L_ALE	>>	SJA_L_ALE
[11]	SJA_L_CS _n	>>	SJA_L_CS _n
[11]	SJA_L_RD _n	>>	SJA_L_RD _n
[11]	SJA_L_WR _n	>>	SJA_L_WR _n
[11]	SJA_L_RST _n	>>	SJA_L_RST _n
[11]	SJA_L_INT _n	>>	SJA_L_INT _n

[19]	SJA1000_TX1	>>	SJA1000_TX1
[19]	SJA1000_TX2	>>	SJA1000_TX2
[19]	SJA1000_RX2	>>	SJA1000_RX2
[19]	SJA1000_RX1	>>	SJA1000_RX1





Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Sunday, June 21, 2020	Sheet	17 of 25

[5] MCP2515_RSTn1>> MCP2515_RSTn1
[5] MCP2515_RSTn2>> MCP2515_RSTn2

[5] MCP2515_CSn1>> MCP2515_CSn1
[5] MCP2515_CSn2>> MCP2515_CSn2
[5,10] MCP2515_SO>> MCP2515_SO
[5,10] MCP2515_SI>> MCP2515_SI
[5,10] MCP2515_SCK>> MCP2515_SCK
[5] MCP2515_INTn1>> MCP2515_INTn1
[5] MCP2515_INTn2>> MCP2515_INTn2

[19] MCP2515_TX1>> MCP2515_TX1
[19] MCP2515_RX1>> MCP2515_RX1
[19] MCP2515_TX2>> MCP2515_TX2
[19] MCP2515_RX2>> MCP2515_RX2








Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Wednesday, July 15, 2020	Sheet	18 of 25




[10] FPGA_CANR[3:0] >> FPGA_CANR[3:0]
[10] FPGA_CAND[3:0] >> FPGA_CAND[3:0]

[25] CANH[7:0] >> CANH[7:0]
[25] CANL[7:0] >> CANL[7:0]


[18] MCP2515_TX1 >> MCP2515_TX1
[18] MCP2515_RX1 >> MCP2515_RX1
[18] MCP2515_TX2 >> MCP2515_TX2
[18] MCP2515_RX2 >> MCP2515_RX2
[17] SJA1000_TX1 >> SJA1000_TX1
[17] SJA1000_TX2 >> SJA1000_TX2
[17] SJA1000_RX2 >> SJA1000_RX2
[17] SJA1000_RX1 >> SJA1000_RX1








使用两个时钟方便更改为不同的频率






Title <Title>			
Size A	Document Number <Doc>		Rev <Rev>
Date: Thursday, July 02, 2020		Sheet 21 of 25	

[10] SPK_CN >> SPK_CN






check 0325

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Sunday, June 21, 2020		Sheet 22 of 25






check 0325

Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Wednesday, July 15, 2020	Sheet	23 of 25



Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sunday, June 21, 2020	Sheet 24 of 25

[19] CANH[7:0] >> CANH[7:0]
[19] CANL[7:0] >> CANL[7:0]



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Sunday, June 21, 2020		Sheet 25 of 25