


01\_NOTE  
02\_BLOCK\_DIAGRAM  
03\_C6748\_MEMORY\_IF\_JTAG  
04\_C6748\_DDR  
05\_C6748\_PHERIPERALS  
06\_C6748\_VP\_CFG  
07\_C6748\_PW  
08\_DDR2  
09\_NAND\_FLASH  
10\_FPGA\_BANK0\_1  
11\_FPGA\_BANK2\_3  
12\_FPGA\_PW  
13\_FPGA\_CFG  
14\_DSP\_UART  
15\_EEPROM  
16\_LAN8710\_MII  
17\_LTE\_MODULE  
18\_ISO\_CAN  
19\_FPGA\_UART  
20\_RELAY  
21\_DIGITAL\_BUF  
22\_MEA\_P  
23\_MPU9250  
24\_RST\_CLK  
25\_POWER1  
26\_POWER2  
27\_PORT

## 调试记录:


2018-11-19: R294改为11K, R295改为2.4K, R283改为9.1K  
2018-12-10: R300改为1K, R301改为2K


Title <Title>		
Size A	Document Number <Doc>	Rev <RevCode>
Date: Tuesday, March 26, 2019		Sheet 1 of 30



24V->IN12V->1.2V->1.8V->3.3V, 5V->3.8V  
->12VP->10VA  
->12VN


Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Tuesday, March 26, 2019	Sheet	2 of 30







```
Route to DDR and back to DDR_DQGATE0 with
same constraints as used for DDR clock and data.
DQGATE Length=(DQS0+DQS1)/2
```

Title <Title>			
Size B	Document Number <Doc>	Rev <Rev Code>	
Date:	Tuesday, March 26, 2019	Sheet	4 of 30








Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:	Tuesday, March 26, 2019	Sheet 7 of 30	

[4] DSP\_DDR2\_A[13:0] >> DSP\_DDR2\_A[13:0]  
[4] DSP\_DDR2\_DQ[15:0] >> DSP\_DDR2\_DQ[15:0]  
[4] DSP\_DDR2\_BA[2:0] >> DSP\_DDR2\_BA[2:0]  
[4] DSP\_DDR2\_DQS[1:0] >> DSP\_DDR2\_DQS[1:0]  
[4] DSP\_DDR2\_DQM[1:0] >> DSP\_DDR2\_DQM[1:0]  
[4] DSP\_DDR2\_CSn >> DSP\_DDR2\_CSn  
[4] DSP\_DDR2\_CASn >> DSP\_DDR2\_CASn  
[4] DSP\_DDR2\_RASn >> DSP\_DDR2\_RASn  
[4] DSP\_DDR2\_WEn >> DSP\_DDR2\_WEn  
[4] DSP\_DDR2\_CKE >> DSP\_DDR2\_CKE  
[4] DSP\_DDR2\_CLKP >> DSP\_DDR2\_CLKP  
[4] DSP\_DDR2\_CLKN >> DSP\_DDR2\_CLKN



Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Tuesday, March 26, 2019	Sheet	8 of 30







Title	<Title>
-------	---------

Size	Document Number	Rev
------	-----------------	-----

Date:	Tuesday, March 26, 2019	Sheet	9	of	30
-------	-------------------------	-------	---	----	----










5

4

3

2




1




Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Tuesday, March 26, 2019	Sheet	12 of 30

[11] FPGA\_M0 >> FPGA\_M0  
[11] FPGA\_M1 >> FPGA\_M1


[11] CFG\_SPI\_CS >> CFG\_SPI\_CS  
[11] CFG\_SPI\_MISO >> CFG\_SPI\_MISO  
[11] CFG\_SPI\_CCLK >> CFG\_SPI\_CCLK  
[11] CFG\_SPI\_MOSI >> CFG\_SPI\_MOSI




Configuration Mode	M[1:0]	Bus Width	CCLK Direction
Master Serial/SPI	01	1, 2, 4 <sup>(1)</sup>	Output
Master SelectMAP/BPI <sup>(2)</sup>	00	8, 16	Output
JTAG <sup>(3)</sup>	xx	1	Input (TCK)
Slave SelectMAP <sup>(2)</sup>	10	8, 16	Input
Slave Serial <sup>(4)</sup>	11	1	Input



Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Tuesday, March 26, 2019	Sheet	13 of 30







Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 26, 2019	Sheet 14 of 30






Title		
AT24C08		
Size A	Document Number <Doc>	Rev 1.0
Date:	Tuesday, March 26, 2019	Sheet 15 of 30

[5] LAN8710\_MDIO >> LAN8710\_MDIO  
 [5] LAN8710\_MDC >> LAN8710\_MDC  
  
 [5] LAN8710\_RXD3 >> LAN8710\_RXD3  
 [5] LAN8710\_RXD2 >> LAN8710\_RXD2  
 [5] LAN8710\_RXD1 >> LAN8710\_RXD1  
 [5] LAN8710\_RXD0 >> LAN8710\_RXD0  
 [5] LAN8710\_RXDV >> LAN8710\_RXDV  
 [5] LAN8710\_RXCLK >> LAN8710\_RXCLK  
 [5] LAN8710\_RXER >> LAN8710\_RXER  
  
 [5] LAN8710\_TXCLK >> LAN8710\_TXCLK  
 [5] LAN8710\_TXEN >> LAN8710\_TXEN  
 [5] LAN8710\_TXD0 >> LAN8710\_TXD0  
 [5] LAN8710\_TXD1 >> LAN8710\_TXD1  
 [5] LAN8710\_TXD2 >> LAN8710\_TXD2  
 [5] LAN8710\_TXD3 >> LAN8710\_TXD3  
 [5] LAN8710\_COL >> LAN8710\_COL  
 [5] LAN8710\_CRS >> LAN8710\_CRS  
  
 [10] LAN8710\_nRST >> LAN8710\_nRST  
 [5] LAN8710\_nINT >> LAN8710\_nINT









电缆颜色定义:  
 1: white/orange  
 2: orange/white  
 3: white/green  
 4: blue/white  
 5: white/blue  
 6: green/white  
 7: white/brown  
 8: brown/white





Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:	Tuesday, March 26, 2019	Sheet 17 of 30	





[10] FPGA\_CANR[7:0] >> FPGA\_CANR[7:0]  
[10] FPGA\_CAND[7:0] >> FPGA\_CAND[7:0]  
  
[30] CANH[7:0] >> CANH[7:0]  
[30] CANL[7:0] >> CANL[7:0]



check 0325

[11] RS485\_RX1 >> RS485\_RX1  
[11] RS485\_RX2 >> RS485\_RX2  
[11] RS485\_RX3 >> RS485\_RX3  
[11] RS485\_RX4 >> RS485\_RX4  
  
[11] RS485\_TX1 >> RS485\_TX1  
[11] RS485\_TX2 >> RS485\_TX2  
[11] RS485\_TX3 >> RS485\_TX3  
[11] RS485\_TX4 >> RS485\_TX4  
  
[11] RS485\_RD1 >> RS485\_RD1  
[11] RS485\_RD2 >> RS485\_RD2  
[11] RS485\_RD3 >> RS485\_RD3  
[11] RS485\_RD4 >> RS485\_RD4



[30] MAX485\_A1 >> MAX485\_A1  
[30] MAX485\_A2 >> MAX485\_A2  
[30] MAX485\_A3 >> MAX485\_A3  
[30] MAX485\_A4 >> MAX485\_A4  
  
[30] MAX485\_B1 >> MAX485\_B1  
[30] MAX485\_B2 >> MAX485\_B2  
[30] MAX485\_B3 >> MAX485\_B3  
[30] MAX485\_B4 >> MAX485\_B4



[11] UART\_TX1 >> UART\_TX1  
[11] UART\_TX2 >> UART\_TX2  
[11] UART\_TX3 >> UART\_TX3  
[11] UART\_TX4 >> UART\_TX4

[11] UART\_RX1 >> UART\_RX1  
[11] UART\_RX2 >> UART\_RX2  
[11] UART\_RX3 >> UART\_RX3  
[11] UART\_RX4 >> UART\_RX4

[30] RS232\_TX1 >> RS232\_TX1  
[30] RS232\_TX2 >> RS232\_TX2  
[30] RS232\_TX3 >> RS232\_TX3  
[30] RS232\_TX4 >> RS232\_TX4  
  
[30] RS232\_RX1 >> RS232\_RX1  
[30] RS232\_RX2 >> RS232\_RX2  
[30] RS232\_RX3 >> RS232\_RX3  
[30] RS232\_RX4 >> RS232\_RX4






check 0325

[11] BUF\_RELAY\_CON1 >> BUF\_RELAY\_CON1  
[11] BUF\_RELAY\_CON2 >> BUF\_RELAY\_CON2  
[11] BUF\_RELAY\_CON3 >> BUF\_RELAY\_CON3  
[11] BUF\_RELAY\_CON4 >> BUF\_RELAY\_CON4  
[11] BUF\_RELAY\_OEn >> BUF\_RELAY\_OEn

[30] MRELAY\_COM1 >> MRELAY\_COM1  
[30] MRELAY\_COM2 >> MRELAY\_COM2  
[30] MRELAY\_COM3 >> MRELAY\_COM3  
[30] MRELAY\_COM4 >> MRELAY\_COM4

[30] RELAY\_NO1 >> RELAY\_NO1  
[30] RELAY\_NO2 >> RELAY\_NO2  
[30] RELAY\_NO3 >> RELAY\_NO3  
[30] RELAY\_NO4 >> RELAY\_NO4



check 0325

Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Tuesday, March 26, 2019	Sheet	20 of 30




[30] TTL\_I1 >> TTL\_I1  
[30] TTL\_I2 >> TTL\_I2  
[30] TTL\_I3 >> TTL\_I3  
[30] TTL\_I4 >> TTL\_I4  
[30] TTL\_I5 >> TTL\_I5  
[30] TTL\_I6 >> TTL\_I6  
[30] TTL\_I7 >> TTL\_I7  
[30] TTL\_I8 >> TTL\_I8

[30] TTL\_O1 >> TTL\_O1  
[30] TTL\_O2 >> TTL\_O2  
[30] TTL\_O3 >> TTL\_O3  
[30] TTL\_O4 >> TTL\_O4  
[30] TTL\_O5 >> TTL\_O5  
[30] TTL\_O6 >> TTL\_O6  
[30] TTL\_O7 >> TTL\_O7  
[30] TTL\_O8 >> TTL\_O8

[11] LVTTTL\_I1 >> LVTTTL\_I1  
[11] LVTTTL\_I2 >> LVTTTL\_I2  
[11] LVTTTL\_I3 >> LVTTTL\_I3  
[11] LVTTTL\_I4 >> LVTTTL\_I4  
[11] LVTTTL\_I5 >> LVTTTL\_I5  
[11] LVTTTL\_I6 >> LVTTTL\_I6  
[11] LVTTTL\_I7 >> LVTTTL\_I7  
[11] LVTTTL\_I8 >> LVTTTL\_I8

[11] LVTTTL\_O1 >> LVTTTL\_O1  
[11] LVTTTL\_O2 >> LVTTTL\_O2  
[11] LVTTTL\_O3 >> LVTTTL\_O3  
[11] LVTTTL\_O4 >> LVTTTL\_O4  
[11] LVTTTL\_O5 >> LVTTTL\_O5  
[11] LVTTTL\_O6 >> LVTTTL\_O6  
[11] LVTTTL\_O7 >> LVTTTL\_O7  
[11] LVTTTL\_O8 >> LVTTTL\_O8

[11] TTL2LVTTTL\_OEn >> TTL2LVTTTL\_OEn




check 0325


Title						
<Title>						
Size	Document Number					Rev
B	<Doc>					<RevCode>
Date:	Tuesday, March 26, 2019			Sheet	21	of 30

[11] DB[0..15] >> DB[0..15]  
 [11] REF\_SELECT >> REF\_SELECT  
 [11] FRSTDATA >> FRSTDATA  
 [11] BUSY >> BUSY  
 [11] #RD/SCLK >> #RD/SCLK  
 [11] RESET >> RESET  
 [11] CONVST\_B >> CONVST\_B  
 [11] CONVST\_A >> CONVST\_A  
 [11] RANGE >> RANGE  
 [11] #STBY >> #STBY  
 [11] #P/S\_SEL >> #P/S\_SEL  
 [11] OS\_0 >> OS\_0  
 [11] OS\_1 >> OS\_1  
 [11] OS\_2 >> OS\_2  
 [11] #CS >> #CS

[26] A\_IN1 >> A\_IN1  
 [26] A\_IN2 >> A\_IN2  
 [26] A\_IN3 >> A\_IN3  
 [26] A\_IN4 >> A\_IN4  
 [26] A\_IN5 >> A\_IN5  
 [26] A\_IN6 >> A\_IN6  
 [26] A\_IN7 >> A\_IN7  
 [26] A\_IN8 >> A\_IN8




Title		
ADC		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Tuesday, March 26, 2019	Sheet 22 of 30



[3] DSP\_RESETh >> DSP\_RESETh

[3] DSP\_CLK >> DSP\_CLK


[10] FPGA\_CLK >> FPGA\_CLK



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 26, 2019	Sheet 24 of 30



[10] SPK\_CN >> SPK\_CN




check 0325

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 26, 2019	Sheet 25 of 30

[30] AIO1  
[30] AIO2  
[30] AIO3  
[30] AIO4  
[30] AIO5  
[30] AIO6  
[30] AIO7  
[30] AIO8

[22] A\_IN1  
[22] A\_IN2  
[22] A\_IN3  
[22] A\_IN4  
[22] A\_IN5  
[22] A\_IN6  
[22] A\_IN7  
[22] A\_IN8







check 0325

Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Tuesday, March 26, 2019	Sheet	26 of 30




[30] IO1 >> IO1  
[30] IO2 >> IO2  
[30] IO3 >> IO3  
[30] IO4 >> IO4  
[30] IO5 >> IO5  
[30] IO6 >> IO6  
[30] IO7 >> IO7  
[30] IO8 >> IO8

[10] IO\_LVTTL1 >> IO\_LVTTL1  
[10] IO\_LVTTL2 >> IO\_LVTTL2  
[10] IO\_LVTTL3 >> IO\_LVTTL3  
[10] IO\_LVTTL4 >> IO\_LVTTL4  
[10] IO\_LVTTL5 >> IO\_LVTTL5  
[10] IO\_LVTTL6 >> IO\_LVTTL6  
[10] IO\_LVTTL7 >> IO\_LVTTL7  
[10] IO\_LVTTL8 >> IO\_LVTTL8

[10] IO\_LVTTLEN >> IO\_LVTTLEN



check 0325



check 0325

Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Tuesday, March 26, 2019	Sheet 28 of 30



