


01_NOTE
02_BLOCK_DIAGRAM
03_C6748_MEMORY_IF_JTAG
04_C6748_DDR
05_C6748_PHERIPERALS
06_C6748_VP_CFG
07_C6748_PW
08_DDR2
09_NAND_FLASH
10_FPGA_BANK0_1
11_FPGA_BANK2_3
12_FPGA_PW
13_FPGA_CFG
14_DSP_UART
15_EEPROM
16_LAN8710_MII
17_LTE_MODULE
18_ISO_CAN
19_FPGA_UART
20_RELAY
21_DIGITAL_BUF
22_MEA_P
23_MPU9250
24_RST_CLK
25_POWER1
26_POWER2
27_PORT

调试记录:


2018-11-19: R294改为11K, R295改为2.4K, R283改为9.1K


Title <Title>		
Size A	Document Number <Doc>	Rev <RevCode>
Date: Monday, November 19, 2018		Sheet 1 of 27





24V->IN12V->1.2V->1.8V->3.3V, 5V->3.8V
->12VP->10VA
->12VN

Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Tuesday, October 23, 2018	Sheet	2 of 27















Title					
<Title>					
Size B	Document Number <Doc>			Rev	<Rev Code>
Date:	Friday, November 02, 2018		Sheet	7	of 27














5

4




3

2


1




Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Friday, November 02, 2018	Sheet	12 of 27




Configuration Mode	M[1:0]	Bus Width	CCLK Direction
Master Serial/SPI	01	1, 2, 4 ⁽¹⁾	Output
Master SelectMAP/BPI ⁽²⁾	00	8, 16	Output
JTAG ⁽³⁾	xx	1	Input (TCK)
Slave SelectMAP ⁽²⁾	10	8, 16	Input
Slave Serial ⁽⁴⁾	11	1	Input




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Tuesday, October 23, 2018	Sheet 13 of 27



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, October 23, 2018	Sheet 14 of 27













[10] FPGA_CANR[7:0] >> FPGA_CANR[7:0]

[10] FPGA_CAND[7:0] >> FPGA_CAND[7:0]

[27] CANH[7:0] >> CANH[7:0]



[27] CANL[7:0] >> CANL[7:0]







[1] UART1_TX1 >> UART1_TX2
[1] UART1_TX2 >> UART1_TX1
[1] UART2_TX1 >> UART2_TX2
[1] UART2_TX2 >> UART2_TX1
[1] UART3_TX1 >> UART3_TX2
[1] UART3_TX2 >> UART3_TX1
[1] UART4_TX1 >> UART4_TX2
[1] UART4_TX2 >> UART4_TX1
[1] UART5_TX1 >> UART5_TX2
[1] UART5_TX2 >> UART5_TX1
[1] UART6_TX1 >> UART6_TX2
[1] UART6_TX2 >> UART6_TX1

[1] UART1_RX1 >> UART1_RX2
[1] UART1_RX2 >> UART1_RX1
[1] UART2_RX1 >> UART2_RX2
[1] UART2_RX2 >> UART2_RX1
[1] UART3_RX1 >> UART3_RX2
[1] UART3_RX2 >> UART3_RX1
[1] UART4_RX1 >> UART4_RX2
[1] UART4_RX2 >> UART4_RX1
[1] UART5_RX1 >> UART5_RX2
[1] UART5_RX2 >> UART5_RX1
[1] UART6_RX1 >> UART6_RX2
[1] UART6_RX2 >> UART6_RX1

[1] UART1_485_232 >> UART1_485_232
[1] UART2_485_232 >> UART2_485_232
[1] UART3_485_232 >> UART3_485_232
[1] UART4_485_232 >> UART4_485_232
[1] UART5_485_232 >> UART5_485_232
[1] UART6_485_232 >> UART6_485_232






[27] Z(B)-1 >> Z(B)-1
[27] Y(B)-1 >> Y(B)-1
[27] B(B)-1 >> B(B)-1
[27] A(B)-1 >> A(B)-1




[1] F_RELAY_DET[16:1] >> F_RELAY_DET[16:1]
[1] F_RELAY_CON[16:1] >> F_RELAY_CON[16:1]
[1] F_RELAY_OE[2:1] >> F_RELAY_OE[2:1]

[27] RELAY_CON[16:1] >> RELAY_CON[16:1]
[27] RELAY_DET[16:1] >> RELAY_DET[16:1]






[27] SN
[27] SP




Title <Title>			
Size B	Document Number <Doc>	Rev <Rev Code>	
Date:	Friday, November 02, 2018	Sheet	22 of 27




[3] DSP_RESETh >> DSP_RESETh

[3] DSP_CLK >> DSP_CLK

[10] FPGA_CLK >> FPGA_CLK







使用两个时钟方便更改为不同的频率



2018-10-24 CHECK OK

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, October 24, 2018	Sheet 24 of 27



Title			<Title>
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Monday, November 19, 2018	Sheet	25 of 27

