Mayur Vithal Dongre

Final Year UnderGraduate (7th Sem)
Department of Electronics and Communication Engineering
bt19ece016@iiitn.ac.in
+91-9860799477
www.linkedin.com/in/mayur-dongre/

Indian Institute of
Information Technology, Nagpur

EDUCATION

Indian Institute of Information Technology, Nagpur *2019 - 2023*
B.Tech in Electronics and Communication; GPA: (8/10)

Anglo Urdu High School and Junior College,Pune *2017-2019*
Senior Secondary (MSBSHSE); (75.6%)

S.B.O.A Public School *2016-2017*
Secondary (SSC); (94.8%)

WORK EXPERIENCE

Bitmapper Integration Technologies : *6 Months (2022)*
Working as Embedded Engineer Intern , Still in Learning Stage and would be soon working on IMX8 Board.Have knowledge about Operating Systems,Communication Protocols,Yocto Project,Petalinux.

TECHNICAL SKILLS

Programming Languages : Python, C, C++, Assembly Language.
Libraries/Tools : Pandas, Numpy, Matplotlib, Seaborn, GIT, Excel, LaTeX.
Hardware Descriptive Language : VERILOG
Platform : Petalinux ,Visual Studio, Linux, Anaconda.
Design Tools : Synopsys VCS, ESIM , Microwind , Xilinx Vivado , Xilinx Vitis , LTSpice, NGSpice, PSpice, CADFEKO , GTKWave.
Software Packages : OCTAVE, KEIL, VIM, Linux, GNUSIM8085 , PROTEUS ,Webots, ROS.

PROJECTS

- 28T Full Adder using 28nm CMOS Technology(CMOSDesign) using Synopsys VCS Tool
- Mixed Signal 3 Bit Wallace Multiplier(CMOSDesign) using ESIM Fosse Tool
- Binary to Gray Code Converter(CMOSDesign) Designing Layout using Microwind and Writing NGSpice Netlist

TRAININGS/CERTIFICATIONS

- VLSI Soc Design using Verilog HDL(Maven Silicon)
- Python For Everybody(Coursera)
- Git and Github(Google)
- VSD Circuit Design and Spice Simulations(Udemy)

RELEVANT INTERESTS

VLSI , CMOS Design, Microprocessors, Embedded Linux , FPGA's and SOC.

Analog and Digital Electronics.

ACHIEVEMENTS

GATE 2022 Qualified

NTSE Stage 1 - Rank 35

Winner in Cloud based Analog IC Design Hackathon conducted by IIT Hyderabad and VSD.

Winner in Mixed Signal Circuit Design and Simulation Marathon and won Prize Money of Rs 10,000 conducted by FOSSEE, IIT Bombay, along with VLSI System Design Corp. Pvt. Ltd and Redwood EDA

LINKS

https://github.com/dongremayur777

www.linkedin.com/in/mayur-dongre/