GigaDevice Semiconductor Inc.

GD32F450xx Arm[®] Cortex[®]-M4 32-bit MCU

Datasheet



Table of Contents

Ta	able of	Contents	1
Li	ist of Fi	gures	4
Li	ist of Ta	ables	5
1.	Gene	eral description	7
2.		ce overview	
	2.1.	Device information	
	2.2.	Block diagram	10
	2.3.	Pinouts and pin assignment	11
	2.4.	Memory map	
	2.5.	Clock tree	
	2.6.	Pin definitions	
	2.6.1.	GD32F450lx BGA176 pin definitions	
	2.6.2.	GD32F450Zx LQFP144 pin definitions	28
	2.6.3.	GD32F450Vx LQFP100 pin definitions	37
	2.6.4.	GD32F450xx pin alternate functions	45
3.	Func	tional description	55
	3.1.	Arm® Cortex®-M4 core	55
	3.2.	On-chip memory	55
	3.3.	Clock, reset and supply management	56
	3.4.	Boot modes	56
	3.5.	Power saving modes	57
	3.6.	Analog to digital converter (ADC)	57
	3.7.	Digital to analog converter (DAC)	58
	3.8.	DMA	58
	3.9.	General-purpose inputs/outputs (GPIOs)	59
	3.10.	Timers and PWM generation	59
	3.11.	Real time clock (RTC) and backup registers	60
	3.12.	Inter-integrated circuit (I2C)	61
	3.13.	Serial peripheral interface (SPI)	61
	3.14.	Universal synchronous/asynchronous receiver transmitter (USART/UART)	61



3.15.	Inter-IC sound (I2S)	62
3.16.	Universal serial bus full-speed interface (USBFS)	62
3.17.	Universal serial bus high-speed interface (USBHS)	62
3.18.	Controller area network (CAN)	63
3.19.	Ethernet (ENET)	63
3.20.	External memory controller (EXMC)	63
3.21.	Secure digital input and output card interface (SDIO)	64
3.22.	TFT LCD interface (TLI)	64
3.23.	Image processing accelerator (IPA)	64
3.24.	Digital camera interface (DCI)	65
3.25.	Debug mode	65
3.26.	Package and operation temperature	65
4. Elec	trical characteristics	66
4.1.	Absolute maximum ratings	66
4.2.	Recommended DC characteristics	66
4.3.	Power consumption	68
4.4.	EMC characteristics	76
4.5.	Power supply supervisor characteristics	77
4.6.	Electrical sensitivity	78
4.7.	External clock characteristics	78
4.8.	Internal clock characteristics	81
4.9.	PLL characteristics	82
4.10.	Memory characteristics	84
4.11.	NRST pin characteristics	84
4.12.	GPIO characteristics	85
4.13.	ADC characteristics	87
4.14.	Temperature sensor characteristics	89
4.15.	DAC characteristics	89
4.16.	I2C characteristics	90
4.17.	SPI characteristics	91
4.18.	I2S characteristics	93
4.19.	USART characteristics	95



	4.20.	SDIO characteristics	95
	4.21.	CAN characteristics	95
	4.22.	USBFS characteristics	96
	4.23.	USBHS characteristics	97
	4.24.	EXMC characteristics	97
	4.25.	TIMER characteristics	101
	4.26.	DCI characteristics	101
	4.27.	WDGT characteristics	102
	4.28.	Parameter conditions	102
5.	Pack	kage information	103
	5.1.	BGA176 package outline dimensions	103
	5.2.	LQFP144 package outline dimensions	104
	5.3.	LQFP100 package outline dimensions	106
	5.4.	Thermal characteristics	107
6.	Orde	ering information	109
7.	Revi	ision history	110



List of Figures

Figure 2-1. GD32F450xx block diagram	10
Figure 2-2. GD32F450lx BGA176 pinouts	11
Figure 2-3. GD32F450Zx LQFP144 pinouts	12
Figure 2-4. GD32F450Vx LQFP100 pinouts	13
Figure 2-5. GD32F450xx clock tree	17
Figure 4-1. Recommended power supply decoupling capacitors(1)(2)	67
Figure 4-2. Typical supply current consumption in Run mode	74
Figure 4-3. Typical supply current consumption in Sleep mode	74
Figure 4-4. Recommended external NRST pin circuit	85
Figure 4-5. I/O port AC characteristics definition	86
Figure 4-6. I2C bus timing diagram	91
Figure 4-7. SPI timing diagram - master mode	92
Figure 4-8. SPI timing diagram - slave mode	92
Figure 4-9. I2S timing diagram - master mode	94
Figure 4-10. I2S timing diagram - slave mode	94
Figure 4-11. USBFS timings: definition of data signal rise and fall time	96
Figure 5-1. BGA176 package outline	103
Figure 5-2. LQFP144 package outline	104
Figure 5-3. LQFP100 package outline	106



List of Tables

Table 2-1. GD32F450xx devices features and peripheral list	8
Table 2-2. GD32F450xx memory map	13
Table 2-3. GD32F450lx BGA176 pin definitions	18
Table 2-4. GD32F450Zx LQFP144 pin definitions	28
Table 2-5. GD32F450Vx LQFP100 pin definitions	37
Table 2-6. Port A alternate functions summary	45
Table 2-7. Port B alternate functions summary	46
Table 2-8. Port C alternate functions summary	47
Table 2-9. Port D alternate functions summary	48
Table 2-10. Port E alternate functions summary	49
Table 2-11. Port F alternate functions summary	50
Table 2-12. Port G alternate functions summary	51
Table 2-13. Port H alternate functions summary	52
Table 2-14. Port I alternate functions summary	53
Table 4-1. Absolute maximum ratings(1) (4)	66
Table 4-2. DC operating conditions	66
Table 4-3. Clock frequency ⁽¹⁾	67
Table 4-4. Operating conditions at Power up / Power down ⁽¹⁾	
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	67
Table 4-6. Power saving mode wakeup timings characteristics(1)(2)	
Table 4-7. Power consumption characteristics (2)(3)(4)(5)	68
Table 4-8. Peripheral current consumption characteristics ⁽¹⁾	74
Table 4-9. EMS characteristics ⁽¹⁾	77
Table 4-10. Power supply supervisor characteristics	77
Table 4-11. ESD characteristics ⁽¹⁾	
Table 4-12. Static latch-up characteristics ⁽¹⁾	78
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	s .78
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	79
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	79
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	80
Table 4-17. High speed internal clock (IRC16M) characteristics	81
Table 4-18. High speed internal clock (IRC48M) characteristics	82
Table 4-19. Low speed internal clock (IRC32K) characteristics	82
Table 4-20. PLL characteristics	82
Table 4-21. PLLI2S characteristics	83
Table 4-22. PLLSAI characteristics	83
Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics	84
Table 4-24. Flash memory characteristics	84
Table 4-25. NRST pin characteristics	84
Table 4-26 I/O port DC characteristics ⁽¹⁾⁽³⁾	85






Table 4-27. VO port AC characteristics ⁽¹⁾⁽²⁾	86
Table 4-28. ADC characteristics	87
Table 4-29. ADC RAIN max for f _{ADC} = 40 MHz ⁽²⁾	87
Table 4-30. ADC dynamic accuracy at f _{ADC} = 30 MHz ⁽¹⁾	88
Table 4-31. ADC dynamic accuracy at f _{ADC} = 30 MHz ⁽¹⁾	88
Table 4-32. ADC dynamic accuracy at f _{ADC} = 36 MHz ⁽¹⁾	88
Table 4-33. ADC dynamic accuracy at f _{ADC} = 40 MHz ⁽¹⁾	88
Table 4-34. ADC static accuracy at f _{ADC} = 15 MHz ⁽¹⁾	88
Table 4-35. Temperature sensor characteristics ⁽¹⁾	89
Table 4-36. DAC characteristics	89
Table 4-37. I2C characteristics ⁽¹⁾⁽²⁾	90
Table 4-38. Standard SPI characteristics (1)	91
Table 4-39. I2S characteristics ^{(1) (2)}	93
Table 4-40. USART characteristics ⁽¹⁾	95
Table 4-41. SDIO characteristics ^{(1) (2)}	95
Table 4-42. USBFS start up time	96
Table 4-43. USBFS DC electrical characteristics	96
Table 4-44. USBFS full speed-electrical characteristics ⁽¹⁾	96
Table 4-45. USBHS clock timing parameters ⁽¹⁾	97
Table 4-46. USB-ULPI Dynammic characteristics	97
Table 4-47. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)	97
Table 4-48. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)	98
Table 4-49. Asynchronous multiplexed PSRAM/NOR read timings (1)(2)(3)	98
Table 4-50. Asynchronous multiplexed PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾	98
Table 4-51. Synchronous multiplexed PSRAWNOR read timings(1)(2)(3)	
Table 4-52. Synchronous multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	
Table 4-53. Synchronous non-multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	100
Table 4-54. Synchronous non-multiplexed PSRAM write timings (1)(2)(3)	100
Table 4-55. TIMER characteristics ⁽¹⁾	101
Table 4-56. DCI characteristics ⁽¹⁾	
Table 4-57. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)	102
Table 4-58. WWDGT min-max timeout value at 50 MHz (f _{PCLK1}) ⁽¹⁾	102
Table 5-1. BGA176 package dimensions	
Table 5-2. LQFP144 package dimensions	
Table 5-3. LQFP100 package dimensions	106
Table 5-4. Package thermal characteristics ⁽¹⁾	107
Table 6-1. Part ordering code for GD32F450xx devices	
Table 7-1. Revision history	



1. General description

The GD32F450xx device belongs to the stretch performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features a Floating Point Unit (FPU) that accelerates single precision floating point math operations and supports all Arm® single precision instructions and data types. It implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F450xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 200 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 512 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to eight general 16-bit timers, two 16-bit PWM advanced timers, two 32-bit general timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to six SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, USBFS and USBHS, and an ENET. Additional peripherals as Digital camera interface (DCI), EXMC interface with SDRAM extension support, TFT-LCD Interface (TLI) and Image Processing Accelerator (IPA) are included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F450xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, drone, loT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F450xx devices features and peripheral list

Dout Nousbar						and p)32F450					
F	Part Number	VE	VG	VI	VK	ZE	ZG	ZI	ZK	IG	II	IK
	Code area (KB)	512	512	256	512	512	512	256	512	512	256	512
Flash	Data area (KB)	0	512	1792	2560	0	512	1792	2560	512	1792	2560
	Total (KB)	512	1024	2048	3072	512	1024	2048	3072	1024	2048	3072
;	SRAM (KB)	256	256	512	256	256	256	512	256	256	512	256
	General	8	8	8	8	8	8	8	8	8	8	8
	timer(16-bit)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)
	General	2	2	2	2	2	2	2	2	2	2	2
	timer(32-bit)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)
	Advanced	2	2	2	2	2	2	2	2	2	2	2
Timers	timer(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)
Tim	Basic	2	2	2	2	2	2	2	2	2	2	2
	timer(16-bit)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)
	SysTick	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1
	USART	4	4	4	4	4	4	4	4	4	4	4
	UART	4	4	4	4	4	4	4	4	4	4	4
	I2C	3	3	3	3	3	3	3	3	3	3	3
	SPI/I2S	5/2	5/2	5/2	5/2	6/2	6/2	6/2	6/2	6/2	6/2	6/2
vivity	SDIO	1	1	1	1	1	1	1	1	1	1	1
Connecti	CAN	2	2	2	2	2	2	2	2	2	2	2
٥	USB	FS+H										
	000	S	S	S	S	S	S	S	S	S	S	S
	ENET	1	1	1	1	1	1	1	1	1	1	1
	TLI	1	1	1	1	1	1	1	1	1	1	1
	DCI	1	1	1	1	1	1	1	1	1	1	1




GD32F450xxDatasheet

-	GD32F450xx										
Part Number	VE	VG	VI	VK	ZE	ZG	ZI	ZK	IG	II	IK
GPIO	82	82	82	82	114	114	114	114	140	140	140
EXMC/SDRAM	1/0	1/0	1/0	1/0	1/1	1/1	1/1	1/1	1/1	1/1	1/1
ADC(CHs)	3(16)	3(16)	3(16)	3(16)	3(24)	3(24)	3(24)	3(24)	3(24)	3(24)	3(24)
DAC	2	2	2	2	2	2	2	2	2	2	2
Package		LQF	P100			LQF	P144			BGA176	3



2.2. Block diagram

Figure 2-1. GD32F450xx block diagram





2.3. Pinouts and pin assignment

Figure 2-2. GD32F450Ix BGA176 pinouts








Figure 2-3. GD32F450Zx LQFP144 pinouts










2.4. Memory map


Table 2-2. GD32F450xx memory map

Pre-defined Regions	Bus	Address	Peripherals
External		0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
Device		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	AHB	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
Evtoro el	АПБ	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External RAM		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
RAIVI		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
	AHB2	0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
		0x5005 0400 - 0x5006 07FF	Reserved
Dorin horal		0x5005 0000 - 0x5005 03FF	DCI
Peripheral		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
	ALID1	0x4008 0000 - 0x4FFF FFFF	Reserved
	AHB1	0x4004 0000 - 0x4007 FFFF	USBHS





5 10 1	JB321 430X		
Pre-defined Regions	Bus	Address	Peripherals
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	IPA
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	ENET
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKP SRAM
		0x4002 3C00 - 0x4002 3FFF	FMC
		0x4002 3800 - 0x4002 3BFF	RCU
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	GPIOI
		0x4002 1C00 - 0x4002 1FFF	GPIOH
		0x4002 1800 - 0x4002 1BFF	GPIOG
		0x4002 1400 - 0x4002 17FF	GPIOF
		0x4002 1000 - 0x4002 13FF	GPIOE
		0x4002 0C00 - 0x4002 0FFF	GPIOD
		0x4002 0800 - 0x4002 0BFF	GPIOC
		0x4002 0400 - 0x4002 07FF	GPIOB
		0x4002 0000 - 0x4002 03FF	GPIOA
		0x4001 6C00 - 0x4001 FFFF	Reserved
		0x4001 6800 - 0x4001 6BFF	TLI
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	SPI5
		0x4001 5000 - 0x4001 53FF	SPI4
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER10
		0x4001 4400 - 0x4001 47FF	TIMER9
	APB2	0x4001 4000 - 0x4001 43FF	TIMER8
		0x4001 3C00 - 0x4001 3FFF	EXTI
		0x4001 3800 - 0x4001 3BFF	SYSCFG
		0x4001 3400 - 0x4001 37FF	SPI3
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	SDIO
		0x4001 2400 - 0x4001 2BFF	Reserved
		0x4001 2300 - 0x4001 23FF	ADC0 ⁽¹⁾
		0x4001 2200 - 0x4001 22FF	ADC2





Pre-defined	Bus	Address	Peripherals
Regions	Dus	Audress	renpherais
		0x4001 2100 - 0x4001 21FF	ADC1
		0x4001 2000 - 0x4001 20FF	ADC0
		0x4001 1800 - 0x4001 1FFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0800 - 0x4001 0FFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 C800 - 0x4000 FFFF	Reserved
		0x4000 C400 - 0x4000 C7FF	IREF
		0x4000 8000 - 0x4000 C3FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	СТС
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	I2C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
	A DD4	0x4000 4C00 - 0x4000 4FFF	UART3
	APB1	0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4



GD32F450xxDatasheet

Pre-defined Regions	Bus	Address	Peripherals
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2003 0000 - 0x2006 FFFF	ADDSRAM(256KB)
SRAM	AHB	0x2002 0000 - 0x2002 FFFF	SRAM2(64KB)
		0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
	АНВ	0x1FFF C010 - 0x1FFF FFFF	Reserved
		0x1FFF C000 - 0x1FFF C00F	Option bytes(Bank 0)
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	OTP(512B)
		0x1FFF 0000 - 0x1FFF 77FF	Bootloader(30KB)
		0x1FFE C010 - 0x1FFE FFFF	Reserved
Code		0x1FFE C000 - 0x1FFE C00F	Option bytes(Bank 1)
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	TCMSRAM(64KB)
		0x0830 0000 - 0x0FFF FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash(3072KB)
		0x0000 0000 - 0x07FF FFFF	Aliased to
		0x0000 0000 - 0x0/FF FFFF	the boot device


Note:

(1) ADC_SSTAT, ADC_SYNCCTL, ADC_SYNCDATA based on base address of ADC0.



2.5. Clock tree

Figure 2-5. GD32F450xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillators IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators



2.6. Pin definitions

2.6.1. GD32F450lx BGA176 pin definitions

Table 2-3. GD32F450Ix BGA176 pin definitions

	<u> </u>		•	on demitions
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				Default: PE2
PE2	A2	I/O	5VT	Alternate: TRACECK, SPI3_SCK, ENET_MII_TXD3,
				EXMC_A23, EVENTOUT
PE3	A1	I/O	5VT	Default: PE3
1 20	711	1/0	371	Alternate: TRACED0, EXMC_A19, EVENTOUT
				Default: PE4
PE4	B1	I/O	5VT	Alternate: TRACED1, SPI3_NSS, EXMC_A20, DCI_D4,
				TLI_B0, EVENTOUT
				Default: PE5
PE5	B2	I/O	5VT	Alternate: TRACED2, TIMER8_CH0, SPI3_MISO,
				EXMC_A21, DCI_D6, TLI_G0, EVENTOUT
				Default: PE6
PE6	B3	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI,
				EXMC_A22, DCI_D7, TLI_G1, EVENTOUT
V_{BAT}	C1	Р	-	Default: V _{BAT}
				Default: PI8
PI8	D2	I/O	5VT	Alternate: EVENTOUT
				Additional: RTC_TAMP1, RTC_TAMP0, RTC_TS
PC13-				Default: PC13
TAMPER-	D1	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
				Default: PC14
PC14-	E1	I/O	5VT	Alternate: EVENTOUT
OSC32IN				Additional: OSC32IN
PC15-				Default: PC15
OSC32OU	F1	I/O	5VT	Alternate: EVENTOUT
Т Т				Additional: OSC32OUT
				Default: PI9
PI9	D3	I/O	5VT	Alternate: CAN0_RX, EXMC_D30, TLI_VSYNC, EVENTOUT
				Default: PI10
PI10	E3	I/O	5VT	Alternate: ENET_MII_RX_ER, EXMC_D31, TLI_HSYNC,
1110	20	.,,	011	EVENTOUT
				Default: PI11
PI11	E4	I/O	5VT	Alternate: USBHS ULPI DIR, EVENTOUT
V _{SS}	F2	Р	-	Default: Vss
V _{DD}	F3	P	_	Default: V _{DD}
טטיי	1 0	- '		Default: PF0
PF0	E2	I/O	5VT	
				Alternate: I2C1_SDA, EXMC_A0, EVENTOUT, CTC_SYNC



Pin Name			Pin	I/O	GB321 430AABata31lee
PF1	Pin Name	Pins			Functions description
PF1					Default: PF1
PF2	PF1	H3	I/O	5VT	
Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT	DEO	⊔n	1/0	5\/T	Default: PF2
PF3	PF2	ПZ	1/0	501	Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT
Additional: ADC2_IN9					Default: PF3
PF4	PF3	J2	I/O	5VT	
PF4					
Additional: ADC2_IN14 Default: PF5	DE4	10	1/0	c) /T	
Default: PF5	PF4	J3	1/0	501	_ ·
PF5					=
Additional: ADC2_IN15	PF5	K3	I/O	5VT	
Vss G2 P - Default: Vss VbD G3 P - Default: VbD Default: PF6 R2 I/O 5VT Alternate: TIMER9_CH0, SPI4_NSS, UART6_RX, EXMC_NIORD, EVENTOUT Additional: ADC2_IN4 Default: PF7 K1 I/O 5VT Alternate: TIMER10_CH0, SPI4_SCK, UART6_TX, EXMC_NREG, EVENTOUT Additional: ADC2_IN5 Default: PF8 L3 I/O 5VT Alternate: SPI4_MISO, TIMER12_CH0, EXMC_NIOWR, EVENTOUT Additional: ADC2_IN6 PF9 L2 I/O 5VT Default: PF9 Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD, EVENTOUT Additional: ADC2_IN7 Default: PF10 PF10 L1 I/O 5VT Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8 PH0 G1 I/O 5VT Alternate: EVENTOUT Additional: OSCIN PH1 H1 I/O 5VT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - - Default: PC0 PC0 M2 I/O 5VT Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 <t< td=""><td>1.0</td><td>110</td><td>.,,</td><td>011</td><td></td></t<>	1.0	110	.,,	011	
PF6	V _{SS}	G2	Р	-	
Default: PF6		G3	Р	-	
PF6					
EXMC_NIORD, EVENTOUT Additional: ADC2_IN4			.,_		
Default: PF7	PF6	K2	1/0	501	EXMC_NIORD, EVENTOUT
PF7					Additional: ADC2_IN4
PF7				5VT	Default: PF7
EXMC_NREG, EVENTOUT Additional: ADC2_IN5	PF7	K1	I/O		Alternate: TIMER10_CH0, SPI4_SCK, UART6_TX,
Default: PF8	'				
PF8 L3 I/O 5VT Alternate: SPI4_MISO, TIMER12_CH0, EXMC_NIOWR, EVENTOUT Additional: ADC2_IN6 Default: PF9 Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD, EVENTOUT Additional: ADC2_IN7 Default: PF10 PF10 L1 I/O 5VT Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8 Default: PH0, OSCIN PH0 G1 I/O 5VT Alternate: EVENTOUT Additional: OSCIN Default: PH1, OSCOUT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - Default: NRST Default: PC0 Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1					
PF8					
PF9 L2 I/O 5VT Default: PF9 Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD, EVENTOUT Additional: ADC2_IN7 Default: PF10 L1 I/O 5VT Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8 Default: PH0, OSCIN Alternate: EVENTOUT Additional: OSCIN PH1 H1 I/O 5VT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - Default: NRST PC0 M2 I/O 5VT Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 Default: PC1 Additional: ADC012_IN10 Default: PC1	PF8	L3	I/O	5VT	
PF9					
PF9 L2 I/O 5VT Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD, EVENTOUT Additional: ADC2_IN7 Default: PF10 Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8 Default: PH0, OSCIN PH0 G1 I/O 5VT Alternate: EVENTOUT Additional: OSCIN Default: PH1, OSCOUT PH1 H1 I/O 5VT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - Default: NRST Default: PC0 Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Additional: PC1					
PF9					
Additional: ADC2_IN7	PF9	L2	I/O	5VT	
PF10 L1 I/O 5VT Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8 PH0 G1 I/O 5VT Alternate: EVENTOUT Additional: OSCIN PH1 H1 I/O 5VT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - - Default: NRST PC0 M2 I/O 5VT Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1					
Additional: ADC2_IN8 Default: PH0, OSCIN Additional: OSCIN Default: PH1, OSCOUT Additional: OSCOUT Additional: OSCOUT Additional: OSCOUT Additional: OSCOUT NRST J1 Default: NRST Default: PC0 Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 Default: PC1 M3 I/O 5VT Default: PC1					Default: PF10
PH0 G1 I/O 5VT Default: PH0, OSCIN	PF10	L1	I/O	5VT	Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT
PH0 G1 I/O 5VT Alternate: EVENTOUT Additional: OSCIN PH1 H1 I/O 5VT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - - Default: NRST PC0 M2 I/O 5VT Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1					Additional: ADC2_IN8
Additional: OSCIN					Default: PH0, OSCIN
PH1	PH0	G1	I/O	5VT	
PH1 H1 I/O 5VT Alternate: EVENTOUT Additional: OSCOUT NRST J1 - - Default: NRST PC0 M2 I/O 5VT Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1					
Additional: OSCOUT	DUL	114		5) T	
NRST J1 - - Default: NRST PC0 M2 I/O 5VT Default: PC0 Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1	PH1		5VT		
PC0 M2 I/O 5VT Default: PC0 Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1	NDCT	11	_	_	
PC0 M2 I/O 5VT Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1	INIVOI	JΙ			
Additional: ADC012_IN10 PC1 M3 I/O 5VT Default: PC1	PC0	M2	I/O	5VT	
PC1 M3 I/O 5VT Default: PC1		.,,	"		
PC1 M3 I/O 5VT	501	1.40		E) (=	
Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,	PC1	M3	I/O	5VT	



Pin I/O		GD021 +000xData3ficct		
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				ENET_MDC, EVENTOUT
				Additional: ADC012_IN11
PC2	M4	I/O	5VT	Default: PC2 Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, ENET_MII_TXD2, EXMC_SDNE0, EVENTOUT Additional: ADC012_IN12
PC3	M5	I/O	5VT	Default: PC3 Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, ENET_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT Additional: ADC012_IN13
V_{DD}	G3	Р	-	Default: V _{DD}
Vssa	M1	Р	-	Default: V _{SSA}
V _{REFN}	N1	P	_	Default: V _{REF} -
VREFP	P1	Р	_	Default: V _{REF+}
	R1	P	-	Default: V _{DDA}
V _{DDA}	ΚI	Р	-	
PA0-WKUP	N3	I/O	5VT	Default: PA0 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, UART3_TX, ENET_MII_CRS, EVENTOUT Additional: ADC012_IN0, WKUP
PA1	N2	I/O	5VT	Default: PA1 Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1_RTS, UART3_RX, ENET_MII_RX_CLK, ENET_RMII_REF_CLK, EVENTOUT Additional: ADC012_IN1
PA2	P2	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT Additional: ADC012_IN2
PH2	F4	I/O	5VT	Default: PH2 Alternate: ENET_MII_CRS, EXMC_SDCKE0, TLI_R0, EVENTOUT
PH3	G4	I/O	5VT	Default: PH3 Alternate: ENET_MII_COL, EXMC_SDNE0, TLI_R1, EVENTOUT, I2C1_TXFRAME
PH4	H4	I/O	5VT	Default: PH4 Alternate: I2C1_SCL, USBHS_ULPI_NXT, EVENTOUT
PH5	J4	I/O	5VT	Default: PH5 Alternate: I2C1_SDA, SPI4_NSS, EXMC_SDNWE, EVENTOUT
PA3	R2	I/O	5VT	Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, I2S1_MCK, USART1_RX, USBHS_ULPI_D0, ENET_MII_COL, TLI_B5, EVENTOUT Additional: ADC012_IN3



		Din	1/0	GD321 430XXDatashee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
NC	L4	-	-	-
V_{DD}	K4	Р	-	Default: V _{DD}
				Default: PA4
PA4	N4	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT Additional: ADC01_IN4, DAC_OUT0
PA5	P4	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT Additional: ADC01_IN5, DAC_OUT1
PA6	P3	I/O	5VT	Default: PA6 Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT Additional: ADC01_IN6
PA7	R3	I/O	5VT	Default: PA7 Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, ENET_MII_RX_DV, ENET_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT Additional: ADC01_IN7
PC4	N5	I/O	5VT	Default: PC4 Alternate: ENET_MII_RXD0, ENET_RMII_RXD0, EXMC_SDNE0, EVENTOUT Additional: ADC01_IN14
PC5	P5	I/O	5VT	Default: PC5 Alternate: USART2_RX, ENET_MII_RXD1, ENET_RMII_RXD1, EXMC_SDCKE0, EVENTOUT Additional: ADC01_IN15
PB0	R5	I/O	5VT	Default: PB0 Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD, TLI_R3, USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1, EVENTOUT Additional: ADC01_IN8, IREF
PB1	R4	I/O	5VT	Default: PB1 Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2, ENET_MII_RXD3, SDIO_D2, EVENTOUT Additional: ADC01_IN9
PB2	M6	I/O	5VT	Default: PB2, BOOT1 Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D4, SDIO_CK, EVENTOUT
PF11	R6	I/O	5VT	Default: PF11 Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12, EVENTOUT



		Pin	I/O	GD021 +000x DataSileCl
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
PF12	P6	I/O	5VT	Default: PF12
PF 12	FU	1/0	371	Alternate: EXMC_A6, EVENTOUT
Vss	M8	Р	-	Default: V _{SS}
V_{DD}	N8	Р	-	Default: V _{DD}
PF13	N6	I/O	5VT	Default: PF13
1113	140	1/0	371	Alternate: EXMC_A7, EVENTOUT
PF14	R7	I/O	5VT	Default: PF14
				Alternate: EXMC_A8, EVENTOUT
PF15	P7	I/O	5VT	Default: PF15
				Alternate: EXMC_A9, EVENTOUT
PG0	N7	I/O	5VT	Default: PG0
				Alternate: EXMC_A10, EVENTOUT
PG1	M7	I/O	5VT	Default: PG1
				Alternate: EXMC_A11, EVENTOUT Default: PE7
PE7	R8	I/O	5VT	Alternate: TIMER0_ETI, UART6_RX, EXMC_D4,
' - '	110	1/0	3 7 1	EVENTOUT
				Default: PE8
PE8	P8	I/O	5VT	Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5,
				EVENTOUT
DEO	P.0	1/0	5) /T	Default: PE9
PE9	P9	I/O	5VT	Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
Vss	M9	Р	-	Default: V _{SS}
V_{DD}	N9	Р	-	Default: V _{DD}
DE40	D0	1/0	5VT	Default: PE10
PE10	R9	I/O	571	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
				Default: PE11
PE11	P10	I/O	5VT	Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8,
				TLI_G3, EVENTOUT
				Default: PE12
PE12	R10	I/O	5VT	Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK,
				EXMC_D9, TLI_B4, EVENTOUT
DE40	NIAA	1/0	E) /T	Default: PE13
PE13	N11	I/O	5VT	Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT
				Default: PE14
PE14	P11	I/O	5VT	Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI,
		1/0	3 7 1	EXMC_D11, TLI_PIXCLK, EVENTOUT
		I/O 5		Default: PE15
PE15	R11		5VT	Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7,
				EVENTOUT
				Default: PB10
DD40	D40	1/0	E/ /T	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PB10	R12	12 I/O	5VT	I2S2_MCK, USART2_TX, USBHS_ULPI_D3,
			ENET_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT	



				GD321 430XXDatasnee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB11	R13	I/O	5VT	Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN, ENET_RMII_TX_EN, TLI_G5, EVENTOUT
NC	M10	-	-	-
V_{DD}	N10	Р	-	Default: V _{DD}
PH6	M11	I/O	5VT	Default: PH6 Alternate: I2C1_SMBA, SPI4_SCK, TIMER11_CH0, ENET_MII_RXD2, EXMC_SDNE1, DCI_D8, EVENTOUT
PH7	N12	I/O	5VT	Default: PH7 Alternate: I2C2_SCL, SPI4_MISO, ENET_MII_RXD3, EXMC_SDCKE1, DCI_D9, EVENTOUT
PH8	M12	I/O	5VT	Default: PH8 Alternate: I2C2_SDA, EXMC_D16, DCI_HSYNC, TLI_R2, EVENTOUT
PH9	M13	I/O	5VT	Default: PH9 Alternate: I2C2_SMBA, TIMER11_CH1, EXMC_D17, DCI_D0, TLI_R3, EVENTOUT
PH10	L13	I/O	5VT	Default: PH10 Alternate: TIMER4_CH0, EXMC_D18, DCI_D1, TLI_R4, EVENTOUT, I2C2_TXFRAME
PH11	L12	I/O	5VT	Default: PH11 Alternate: TIMER4_CH1, EXMC_D19, DCI_D2, TLI_R5, EVENTOUT
PH12	K12	I/O	5VT	Default: PH12 Alternate: TIMER4_CH2, EXMC_D20, DCI_D3, TLI_R6, EVENTOUT
V _{SS}	H12	Р	-	Default: V _{SS}
V_{DD}	J12	Р	-	Default: V _{DD}
PB12	P12	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID, EVENTOUT
PB13	P13	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS
PB14	R14	I/O	5VT	Default: PB14 Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT
PB15	R15	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON,



		Pin	I/O	
Pin Name	Pins			Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,
				USBHS_DP, EVENTOUT
PD8	P15	I/O	5VT	Default: PD8
				Alternate: USART2_TX, EXMC_D13, EVENTOUT
PD9	P14	I/O	5VT	Default: PD9
				Alternate: USART2_RX, EXMC_D14, EVENTOUT
PD10	N15	I/O	5VT	Default: PD10
				Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT Default: PD11
PD11	N14	I/O	5VT	
				Alternate: USART2_CTS, EXMC_A16, EVENTOUT Default: PD12
PD12	N13	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17,
1 012	1415	1/0	3 7 1	EVENTOUT
				Default: PD13
PD13	M15	I/O	5VT	Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT
V_{DD}	J13	Р	-	Default: V _{DD}
55				Default: PD14
PD14	M14	I/O	5VT	Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT
				Default: PD15
PD15	L14	I/O	5VT	Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,
				CTC_SYNC
DOG	1.45	1/0	5) /T	Default: PG2
PG2	L15	I/O	5VT	Alternate: EXMC_A12, EVENTOUT
PG3	K15	I/O	5VT	Default: PG3
1 03	1010	1/0	371	Alternate: EXMC_A13, EVENTOUT
PG4	K14	I/O	5VT	Default: PG4
		.,, 0		Alternate: EXMC_A14, EVENTOUT
PG5	K13	I/O	5VT	Default: PG5
				Alternate: EXMC_A15, EVENTOUT
PG6	J15	I/O	5VT	Default: PG6
				Alternate: EXMC_INT1, DCI_D12, TLI_R7, EVENTOUT
				Default: PG7
PG7	J14	I/O	5VT	Alternate: USART5_CK, EXMC_INT2, DCI_D13,
				TLI_PIXCLK, EVENTOUT
DCo	1144	1/0	E) /T	Default: PG8
PG8	H14	I/O	5VT	Alternate: SPI5_NSS, USART5_RTS, ENET_PPS_OUT, EXMC_SDCLK, EVENTOUT
V _{SS}	G12	P	-	Default: Vss
	H13	P		
V _{DD}	1110	ľ		Default: V _{DD} Default: PC6
PC6	H15	I/O		Alternate: TIMER2 CH0, TIMER7 CH0, I2S1 MCK,
F 00	1113	1/0	JVI	USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, EVENTOUT
				Default: PC7
PC7	G15	I/O	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
	•			I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,



_					GD32F450XXDatasneet
	Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
					TLI_G6, EVENTOUT
					Default: PC8
	PC8	G14	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
					USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
					Default: PC9
	PC9	F14	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
					I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
					Default: PA8
	PA8	F15	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
			., 0		USARTO_CK, USBFS_SOF, SDIO_D1, TLI_R6,
					EVENTOUT, CTC_SYNC
					Default: PA9
	PA9	E15	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
					USARTO_TX, SDIO_D2, DCI_D0, EVENTOUT
					Additional: USBFS_VBUS
	DA40	D1 <i>E</i>	1/0	E) /T	Default: PA10
	PA10	D15	I/O	5VT	Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX, USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME
					Default: PA11
	PA11	C15	I/O	5VT	Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS,
	17311	010	1/0		USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT
					Default: PA12
	PA12	B15	I/O	5VT	Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS,
					USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT
			.,_		Default: JTMS, SWDIO, PA13
	PA13	A15	I/O	5VT	Alternate: EVENTOUT
	NC	F13	-	ı	-
	Vss	F12	Р	-	Default: Vss
	V_{DD}	G13	Р	-	Default: V _{DD}
					Default: PH13
	PH13	E12	I/O	5VT	Alternate: TIMER7_CH0_ON, CAN0_TX, EXMC_D21,
					TLI_G2, EVENTOUT
					Default: PH14
	PH14	E13	I/O	5VT	Alternate: TIMER7_CH1_ON, EXMC_D22, DCI_D4, TLI_G3,
					EVENTOUT
					Default: PH15
	PH15	D13	I/O	5VT	Alternate: TIMER7_CH2_ON, EXMC_D23, DCI_D11,
					TLI_G4, EVENTOUT
					Default: PI0
	PI0	E14	I/O	5VT	Alternate: TIMER4_CH3, SPI1_NSS, I2S1_WS, EXMC_D24,
					DCI_D13, TLI_G5, EVENTOUT
	DI4	D44	1/0	E\ /T	Default: Pl1
	PI1	D14	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8,
					TLI_G6, EVENTOUT
	PI2	C14	I/O	5VT	Default: PI2 Alternate: TIMER7_CH3, SPI1_MISO, I2S1_ADD_SD,
			<u> </u>		ratemate. Hivietti_ono, ofti_iviloo, izo1_ADD_oD,



		Pin	I/O	GB321 +300AABata3Hee
Pin Name	Pins	Type ⁽¹⁾		Functions description
				EXMC_D26, DCI_D9, TLI_G7, EVENTOUT
				Default: Pl3
PI3	C13	I/O	5VT	Alternate: TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27,
				DCI_D10, EVENTOUT
Vss	D9	Р	-	Default: V _{SS}
V_{DD}	C9	Р	-	Default: V _{DD}
PA14	A 1 1	I/O	5VT	Default: JTCK, SWCLK, PA14
PA14	A14	1/0	371	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	A13	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	B14	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT
5044	D.4.0		->	Default: PC11
PC11	B13	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
DC40	A 1 O	1/0	EV/T	Default: PC12
PC12	A12	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT Default: PD0
PD0	B12	I/O	5VT	Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,
1 50	512	1,0	3 7 1	EXMC_D2, EVENTOUT
				Default: PD1
PD1	C12	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,
				EVENTOUT
				Default: PD2
PD2	D12	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
				EVENTOUT
				Default: PD3
PD3	D11	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,
				EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT
PD4	D10	I/O	5VT	Default: PD4
				Alternate: USART1_RTS, EXMC_NOE, EVENTOUT
PD5	C11	I/O	5VT	Default: PD5
V	D8	P		Alternate: USART1_TX, EXMC_NWE, EVENTOUT
V _{SS}			-	Default: Vss
V_{DD}	C8	Р	-	Default: V _{DD}
PD6	B11	D44 1/0	5VT	Default: PD6 Alternate: SPI2 MOSI, I2S2 SD, USART1 RX,
FD0	ווט	I/O	371	EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT
				Default: PD7
PD7	A11	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,
	7311	"	3 7 1	EVENTOUT
PG9	C10	I/O	5VT	Default: PG9
				<u> </u>



1					GD321 430XXDatasileet
	Pin Name	Pins	Pin	1/0	Functions description
			Type ⁽¹⁾	Level ⁽²⁾	·
					Alternate: USART5_RX, EXMC_NE1, EXMC_NCE2,
					DCI_VSYNC, EVENTOUT
					Default: PG10
	PG10	B10	I/O	5VT	Alternate: SPI5_IO2, TLI_G3, EXMC_NCE3_0, EXMC_NE2,
					DCI_D2, TLI_B2, EVENTOUT
					Default: PG11
	PG11	В9	I/O	5VT	Alternate: SPI5_IO3, SPI3_SCK, ENET_MII_TX_EN,
					ETH_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3,
					EVENTOUT
					Default: PG12
	PG12	B8	I/O	5VT	Alternate: SPI5_MISO, SPI3_MISO, USART5_RTS, TLI_B4,
					EXMC_NE3, TLI_B1, EVENTOUT
					Default: PG13
	PG13	A8	I/O	5VT	Alternate: TRACED2, SPI5_SCK, SPI3_MOSI,
		,	., 0		USART5_CTS, ENET_MII_TXD0, ENET_RMII_TXD0,
					EXMC_A24, EVENTOUT
					Default: PG14
	PG14	A7	I/O	5VT	Alternate: TRACED3, SPI5_MOSI, SPI3_NSS, USART5_TX,
					ENET_MII_TXD1, ENET_RMII_TXD1, EXMC_A25,
					EVENTOUT
	V _{SS}	D7	Р	-	Default: V _{SS}
	V_{DD}	C7	Р	-	Default: V _{DD}
				5VT	Default: PG15
	PG15	B7	I/O		Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,
					EVENTOUT
					Default: JTDO, PB3
	PB3	A10	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,
					SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
					Default: JNTRST, PB4
	PB4	A9	I/O	5VT	Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
					I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
					I2CO_TXFRAME
					Default: PB5
	PB5	A6	I/O	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,
					SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,
					ENET_PPS_OUT, EXMC_SDCKE1, DCI_D10, EVENTOUT
	DDC	DC	1/0	C) /T	Default: PB6
	PB6	В6	I/O	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX,
					CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT Default: PB7
	PB7	B5	I/O	5VT	
	PD/	БЭ	1/0	371	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL, DCI_VSYNC, EVENTOUT
	BOOT0	D6	I/O	5VT	Default: BOOT0
	POO 10	טט	1/0	JVI	Default: PB8
	PB8	A5	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
	i. DO	73	1,0	JVI	
					TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX,



		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				ENET_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT
				Default: PB9
PB9	B4	I/O	5VT	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT
				Default: PE0
PE0	A4	I/O	5VT	Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT
				Default: PE1
PE1	A3	I/O	5VT	Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, EVENTOUT
Vss	D5	Р	-	Default: V _{SS}
PDR_ON	C6	Р	-	Default: PDR_ON
V _{DD}	C5	Р	-	Default: V _{DD}
PI4	D4	I/O	5VT	Default: PI4 Alternate: TIMER7_BRKIN, EXMC_NBL2, DCI_D5, TLI_B4, EVENTOUT
				Default: PI5
PI5	C4	I/O	5VT	Alternate: TIMER7_CH0, EXMC_NBL3, DCI_VSYNC, TLI_B5, EVENTOUT
				Default: Pl6
PI6	C3	I/O	5VT	Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, EVENTOUT
				Default: PI7
PI7	C2	I/O	5VT	Alternate: TIMER7_CH2, EXMC_D29, DCI_D7, TLI_B7, EVENTOUT

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.2. GD32F450Zx LQFP144 pin definitions

Table 2-4. GD32F450Zx LQFP144 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PE2
PE2	1	I/O	5VT	Alternate: TRACECK, SPI3_SCK, ENET_MII_TXD3,
				EXMC_A23, EVENTOUT
PE3	2	I/O	5VT	Default: PE3
PE3	2	1/0	571	Alternate: TRACED0, EXMC_A19, EVENTOUT
				Default: PE4
PE4	3	I/O	5VT	Alternate: TRACED1, SPI3_NSS, EXMC_A20, DCI_D4,
				TLI_B0, EVENTOUT
PE5	4	I/O	5VT	Default: PE5



		Pin	I/O	GB021 400AXBatasrice
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Alternate: TRACED2, TIMER8_CH0, SPI3_MISO,
				EXMC_A21, DCI_D6, TLI_G0, EVENTOUT
				Default: PE6
PE6	5	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI,
				EXMC_A22, DCI_D7, TLI_G1, EVENTOUT
V _{BAT}	6	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	7	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-				Default: PC14
_	8	I/O	5VT	Alternate: EVENTOUT
OSC32IN				Additional: OSC32IN
PC15-				Default: PC15
OSC32OU	9	I/O	5VT	Alternate: EVENTOUT
Т				Additional: OSC32OUT
				Default: PF0
PF0	10	I/O	5VT	Alternate: I2C1_SDA, EXMC_A0, EVENTOUT, CTC_SYNC
DE 4			->	Default: PF1
PF1	11	I/O	5VT	Alternate: I2C1_SCL, EXMC_A1, EVENTOUT
DEO			->	Default: PF2
PF2	12	I/O	5VT	Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT
				Default: PF3
PF3	13	I/O	5VT	Alternate: EXMC_A3, EVENTOUT, I2C1_TXFRAME
				Additional: ADC2_IN9
				Default: PF4
PF4	14	I/O	5VT	Alternate: EXMC_A4, EVENTOUT
				Additional: ADC2_IN14
				Default: PF5
PF5	15	I/O	5VT	Alternate: EXMC_A5, EVENTOUT
				Additional: ADC2_IN15
V_{SS}	16	Р	-	Default: V _{SS}
V_{DD}	17	Р	-	Default: V _{DD}
				Default: PF6
DEC	40	1/0		Alternate: TIMER9_CH0, SPI4_NSS, UART6_RX,
PF6	18	I/O	5VT	EXMC_NIORD, EVENTOUT
				Additional: ADC2_IN4
				Default: PF7
PF7	19	I/O	5VT	Alternate: TIMER10_CH0, SPI4_SCK, UART6_TX,
PF/	19	1/0	371	EXMC_NREG, EVENTOUT
				Additional: ADC2_IN5
		0 1/0	5VT	Default: PF8
PF8	20 1/0			Alternate: SPI4_MISO, TIMER12_CH0, EXMC_NIOWR,
110		,,,		EVENTOUT
				Additional: ADC2_IN6
PF9	21	I/O	5VT	Default: PF9



		Di	1/0	GD321 430XX Datastiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD,
				EVENTOUT
				Additional: ADC2_IN7
				Default: PF10
PF10	22	I/O	5VT	Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT
				Additional: ADC2_IN8
		I/O	5VT	Default: PH0, OSCIN
PH0	23			Alternate: EVENTOUT
				Additional: OSCIN
				Default: PH1, OSCOUT
PH1	24	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCOUT
NRST	25	-	-	Default: NRST
				Default: PC0
PC0	26	I/O	5VT	Alternate: USBHS_ULPI_STP, EXMC_SDNWE,
				EVENTOUT
				Additional: ADC012_IN10
			5VT	Default: PC1
PC1	27	I/O		Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
				ENET_MDC, EVENTOUT
				Additional: ADC012_IN11
		I/O	5VT	Default: PC2 Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
PC2	28			ENET_MII_TXD2, EXMC_SDNE0, EVENTOUT
				Additional: ADC012 IN12
				Default: PC3
				Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
PC3	29	I/O	5VT	ENET_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT
				Additional: ADC012_IN13
V_{DD}	30	Р	-	Default: V _{DD}
V _{SSA}	31	Р	-	Default: V _{SSA}
V_{REFP}	32	Р	-	Default: V _{REF+}
V _{DDA}	33	Р	-	Default: V _{DDA}
VDDA		•		Default: PA0
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
PA0-WKUP	34	I/O	5VT	TIMER7_ETI, USART1_CTS, UART3_TX,
				ENET_MII_CRS, EVENTOUT
				Additional: ADC012_IN0, WKUP
				Default: PA1
	35	I/O	5VT	Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI,
PA1				USART1_RTS, UART3_RX, ENET_MII_RX_CLK,
				ENET_RMII_REF_CLK, EVENTOUT
				Additional: ADC012_IN1
				Default: PA2
PA2	36 I/O	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,	
		128_	I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT	



		Pin	I/O	GB021 40000 Battashee
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		. , po	2010.	Additional: ADC012_IN2
				Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
PA3	37	I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0,
1710	01	1/0	371	ENET_MILCOL, TLI_B5, EVENTOUT
				Additional: ADC012_IN3
V _{SS}	38	Р	-	Default: Vss
V _{DD}	39	Р	-	Default: V _{DD}
				Default: PA4
				Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
PA4	40	I/O		USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
PA5	41	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
1 //3	71	1/0		SPIO_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0,
PA6	42	I/O	5VT	TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0,
				SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,
PA7	43	I/O	5VT	TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
				ENET_MII_RX_DV, ENET_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT
				Additional: ADC01 IN7
				Default: PC4
	44	44 I/O	5VT	Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,
PC4				EXMC_SDNE0, EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
DCE	45	I/O	c\	Alternate: USART2_RX, ENET_MII_RXD1,
PC5	45		5VT	ENET_RMII_RXD1, EXMC_SDCKE0, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
	46	6 I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER2_CH2,
PB0				TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD,
				TLI_R3, USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
		47 I/O		Default: PB1
PB1	47			Alternate: TIMER0_CH2_ON, TIMER2_CH3,
				TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,
				ENET_MII_RXD3, SDIO_D2, EVENTOUT



		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	48	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
				Default: PF11
PF11	49	I/O	5VT	Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12,
				EVENTOUT
PF12	50	I/O	5VT	Default: PF12
1112	30	1/0	371	Alternate: EXMC_A6, EVENTOUT
Vss	51	Р	-	Default: V _{SS}
V_{DD}	52	Р	-	Default: V _{DD}
PF13	53	I/O	5VT	Default: PF13
PF 13	55	1/0	371	Alternate: EXMC_A7, EVENTOUT
PF14	54	1/0	5VT	Default: PF14
PF 14	54	1/0	571	Alternate: EXMC_A8, EVENTOUT
PF15	55	I/O	E\/T	Default: PF15
PF 15	55	1/0	5VT	Alternate: EXMC_A9, EVENTOUT
PG0	56	I/O	5VT	Default: PG0
FGU	50	1/0	571	Alternate: EXMC_A10, EVENTOUT
PG1	57	I/O	5VT	Default: PG1
701	31	1/0	1 1 0	Alternate: EXMC_A11, EVENTOUT
		I/O	5VT	Default: PE7
PE7 58	58			Alternate: TIMER0_ETI, UART6_RX, EXMC_D4,
			EVENTOUT	
		59 I/O	5VT	Default: PE8
PE8	59			Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5,
				EVENTOUT
PE9	60	I/O	5VT	Default: PE9
				Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
V _{SS}	61	Р	-	Default: V _{SS}
V_{DD}	62	Р	-	Default: V _{DD}
PE10	63	I/O	5VT	Default: PE10
				Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
				Default: PE11
PE11	64	I/O	5VT	Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS,
				EXMC_D8, TLI_G3, EVENTOUT
PE12			5VT	Default: PE12
	65	I/O		Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK,
				EXMC_D9, TLI_B4, EVENTOUT
PE13	00	1/0	c\	Default: PE13
	66	I/O	5VT	Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO,
				EXMC_D10, TLI_DE, EVENTOUT
DE1 <i>1</i>	67	67 I/O	I/O 5VT	Default: PE14 Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI,
PE14	6/			
				EXMC_D11, TLI_PIXCLK, EVENTOUT



		D.	1/2	GD321 430XXDatasnee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PE15
PE15	68	I/O	5VT	Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7,
				EVENTOUT
				Default: PB10
PB10	69	I/O	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
				I2S2_MCK, USART2_TX, USBHS_ULPI_D3,
				ENET_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT
				Default: PB11
PB11	70	I/O	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,
				ENET_RMII_TX_EN, TLI_G5, EVENTOUT
NC	71	_	-	-
V _{DD}	72	Р	-	Default: V _{DD}
155				Default: PB12
				Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,
PB12	73	I/O	5VT	I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX,
		"		USBHS_ULPI_D5, ENET_MII_TXD0, ENET_RMII_TXD0,
				USBHS_ID, EVENTOUT
				Default: PB13
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
PB13	74	I/O	5VT	SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6,
1510		1/0	301	ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,
				I2C1_TXFRAME
				Additional: USBHS_VBUS
				Default: PB14
PB14	75	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS,
				TIMER11_CH0, USBHS_DM, EVENTOUT
				Default: PB15
		76 I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON,
PB15	76			TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,
				USBHS_DP, EVENTOUT
PD8	77	I/O	E\/T	Default: PD8
PD8	11	1/0	5VT	Alternate: USART2_TX, EXMC_D13, EVENTOUT
PD9	78	I/O	5VT	Default: PD9
. 20		., 0		Alternate: USART2_RX, EXMC_D14, EVENTOUT
PD10	79	I/O	5VT	Default: PD10
				Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT
PD11	80	I/O	5VT	Default: PD11
				Alternate: USART2_CTS, EXMC_A16, EVENTOUT
PD12	81	I/O	5VT	Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17,
. 5 . 2	٥.	,,,	J V I	EVENTOUT
	_		5VT	Default: PD13
PD13	82	I/O		Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT
V _{SS}	83	Р	-	Default: Vss



				GD321 430XXDatasileet
Pin Name	Pins	Pin	I/O	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	·
V_{DD}	84	Р	-	Default: V _{DD}
PD14	85	I/O	5VT	Default: PD14
		.,,		Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT
				Default: PD15
PD15	86	I/O	5VT	Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,
				CTC_SYNC
PG2	87	I/O	5VT	Default: PG2
				Alternate: EXMC_A12, EVENTOUT
PG3	88	I/O	5VT	Default: PG3
				Alternate: EXMC_A13, EVENTOUT
PG4	89	I/O	5VT	Default: PG4
				Alternate: EXMC_A14, EVENTOUT Default: PG5
PG5	90	I/O	5VT	
				Alternate: EXMC_A15, EVENTOUT Default: PG6
PG6	91	I/O	5VT	Alternate: EXMC_INT1, DCI_D12, TLI_R7, EVENTOUT
			5VT	Default: PG7
PG7	92	I/O		Alternate: USART5_CK, EXMC_INT2, DCI_D13,
107	02	1,0	0 7 1	TLI PIXCLK, EVENTOUT
				Default: PG8
PG8	93	I/O	5VT	Alternate: SPI5_NSS, USART5_RTS, ENET_PPS_OUT,
			_ , _ ,	EXMC_SDCLK, EVENTOUT
Vss	94	Р	-	Default: V _{SS}
V _{DD}	95	Р	-	Default: V _{DD}
				Default: PC6
500				Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
PC6	96	I/O		USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC,
				EVENTOUT
				Default: PC7
PC7	97	I/O	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
F07	91			I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
				TLI_G6, EVENTOUT
				Default: PC8
PC8	98	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
PC9	99	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
PA8				Default: PA8
	100) I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
				USARTO_CK, USBFS_SOF, SDIO_D1, TLI_R6,
				EVENTOUT, CTC_SYNC
				Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK,
PA9	101	101 I/O	5VT	I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				, add. 301ai. 30bi 0_100



				GD321 430XXDataSileet
Pin Name	Pins	Pin	I/O	Functions description
· iii rtaiiio		Type ⁽¹⁾	Level ⁽²⁾	r anonono accompinen
				Default: PA10
PA10	102	I/O	5VT	Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX,
				USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME
				Default: PA11
PA11	103	I/O	5VT	Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS,
FAII	103	1/0	3 7 1	USART5_TX, CAN0_RX, USBFS_DM, TLI_R4,
				EVENTOUT
				Default: PA12
PA12	104	I/O	5VT	Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS,
1712	104	1/0	3 7 1	USART5_RX, CAN0_TX, USBFS_DP, TLI_R5,
				EVENTOUT
PA13	105	I/O	5VT	Default: JTMS, SWDIO, PA13
FAIS	103	1/0	3 7 1	Alternate: EVENTOUT
NC	106	-	-	-
V _{SS}	107	Р	-	Default: V _{SS}
V_{DD}	108	Р	-	Default: V _{DD}
DA44	400	1/0	c) /T	Default: JTCK, SWCLK, PA14
PA14	109	I/O	5VT	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	110	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	111	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT
				Default: PC11
PC11	112	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
				Default: PC12
PC12	113	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
				Default: PD0
PD0	114	I/O	5VT	Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,
				EXMC_D2, EVENTOUT
				Default: PD1
PD1	115	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,
				EVENTOUT
				Default: PD2
PD2	116	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD,
				DCI_D11, EVENTOUT
				Default: PD3
PD3	117	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,
	EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT			
PD4	118	I/O	5VT	Default: PD4
				Alternate: USART1_RTS, EXMC_NOE, EVENTOUT
PD5	119 I/O	I/O	O 5VT	Default: PD5
_				Alternate: USART1_TX, EXMC_NWE, EVENTOUT



description
D, USART1_RX,
_B2, EVENTOUT
C_NE0, EXMC_NCE1,
NE4 EVAO NOE0
C_NE1, EXMC_NCE2,
EXMC_NCE3_0,
EVENTOUT
LVLINTOOT
K, ENET_MII_TX_EN,
ICE3_1, DCI_D3, TLI_B3,
(OLO_1, DOI_DO, 1EI_DO,
MISO, USART5_RTS,
EVENTOUT
K, SPI3_MOSI,
D0, ENET_RMII_TXD0,
OSI, SPI3_NSS,
1, ENET_RMII_TXD1,
1C_SDNCAS, DCI_D13,
R1_CH1, SPI0_SCK,
)_RX, I2C1_SDA,
MICO ODIO MICO
_MISO, SPI2_MISO, DIO_D0, EVENTOUT,
DIO_DU, EVENTOUT,
SMBA, SPI0_MOSI,
RX, USBHS_ULPI_D7,
CKE1, DCI_D10,



		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				EVENTOUT
				Default: PB6
PB6	136	I/O	5VT	Alternate:TIMER3_CH0, I2C0_SCL, USART0_TX,
				CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT
				Default: PB7
PB7	137	I/O	5VT	Alternate:TIMER3_CH1, I2C0_SDA, USART0_RX,
				EXMC_NL, DCI_VSYNC, EVENTOUT
воото	138	I/O	5VT	Default: BOOT0
				Default: PB8
PB8	139	I/O	5VT	Alternate:TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
PDO	139			TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX,
				ENET_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT
				Default: PB9
PB9	140	I/O	5VT	Alternate:TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
PD9				I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, TLI_B7, EVENTOUT
				Default: PE0
PE0	141	I/O	5VT	Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0,
				DCI_D2, EVENTOUT
				Default: PE1
PE1	142	I/O	5VT	Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1,
				DCI_D3, EVENTOUT
PDR_ON	143	Р	-	Default: PDR_ON
V_{DD}	144	Р	-	Default: V _{DD}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.3. GD32F450Vx LQFP100 pin definitions

Table 2-5. GD32F450Vx LQFP100 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TRACECK, SPI3_SCK, ENET_MII_TXD3, EXMC_A23, EVENTOUT
PE3	2	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19, EVENTOUT
PE4	3	I/O	5VT	Default: PE4 Alternate: TRACED1, SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT
PE5	4	I/O	5VT	Default: PE5 Alternate: TRACED2, TIMER8_CH0, SPI3_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT



		Din	1/0	GD321 430XXDataSilee						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description						
				Default: PE6						
PE6	5	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI,						
				EXMC_A22, DCI_D7, TLI_G1, EVENTOUT						
V_{BAT}	6	Р	-	Default: V _{BAT}						
PC13-				Default: PC13						
TAMPER-	7	I/O	5VT	Alternate: EVENTOUT						
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS						
PC14-				Default: PC14						
OSC32IN	8	I/O	5VT	Alternate: EVENTOUT						
USUSZIIV				Additional: OSC32IN						
PC15-				Default: PC15						
OSC32OU	9	I/O	5VT	Alternate: EVENTOUT						
Т				Additional: OSC32OUT						
V _{SS}	10	Р	-	Default: V _{SS}						
V_{DD}	11	Р	-	Default: V _{DD}						
				Default: PH0, OSCIN						
PH0	12	I/O	5VT	Alternate: EVENTOUT						
				Additional: OSCIN						
				Default: PH1, OSCOUT						
PH1	PH1 13 I/O 5VT			Alternate: EVENTOUT						
				Additional: OSCOUT						
NRST	14	-	-	Default: NRST						
				Default: PC0						
PC0	15	I/O	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT						
				Additional: ADC012_IN10						
				Default: PC1						
PC1	16	I/O 5VT Alternate: SPI2_N	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,							
POI	10	1/0	371	ENET_MDC, EVENTOUT						
				Additional: ADC012_IN11						
				Default: PC2						
PC2	17	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,						
. 02		,,,	011	ENET_MII_TXD2, EVENTOUT						
				Additional: ADC012_IN12						
				Default: PC3						
PC3	18	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,						
				ENET_MII_TX_CLK, EVENTOUT						
		_		Additional: ADC012_IN13						
V _{DD}	19	Р	-	Default: V _{DD}						
V _{SSA}	20	Р	-	Default: V _{SSA}						
V_{REFP}	21	Р	-	Default: V _{REF+}						
V_{DDA}	22	Р	-	Default: V _{DDA}						
PA0-				Default: PA0						
WKUP	23	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,						
WINOF				TIMER7_ETI, USART1_CTS, UART3_TX,						



		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				ENET_MII_CRS, EVENTOUT
				Additional: ADC012_IN0, WKUP
				Default: PA1
				Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI,
PA1	24	I/O	5VT	USART1_RTS, UART3_RX, ENET_MII_RX_CLK,
				ENET_RMII_REF_CLK, EVENTOUT
				Additional: ADC012_IN1
				Default: PA2
PA2	25	I/O	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,
1712	20	1/0	371	I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT
				Additional: ADC012_IN2
				Default: PA3
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
PA3	26	I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0,
				ENET_MII_COL, TLI_B5, EVENTOUT
				Additional: ADC012_IN3
Vss	27	Р	-	Default: V _{SS}
V_{DD}	28	Р	-	Default: V _{DD}
				Default: PA4
PA4	29	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
174	20	1/0		USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
PA5	30	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
17.0		., 0		SPIO_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0,
PA6	31	I/O	5VT	TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0,
				SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
	00		5.7	Alternate: TIMER0_CH0_ON, TIMER2_CH1,
PA7	32	I/O	5VT	TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
				ENET_MII_RX_DV, ENET_RMII_CRS_DV, EVENTOUT
				Additional: ADC01_IN7
				Default: PC4
PC4	33	I/O	5VT	Alternate: ENET_MII_RXD0, ENET_RMII_RXD0, EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
				Alternate: USART2_RX, ENET_MII_RXD1,
PC5	34	I/O	5VT	ENET_RMII_RXD1, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
PB0	35	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER2_CH2,
		1		parameter invitation of the one, invitation,



				GD321 430XXDatasilee					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description					
				TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD,					
				TLI_R3, USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,					
				EVENTOUT					
				Additional: ADC01_IN8, IREF					
				Default: PB1					
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,					
PB1	36	I/O	5VT	TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,					
				ENET_MII_RXD3, SDIO_D2, EVENTOUT					
				Additional: ADC01_IN9					
				Default: PB2, BOOT1					
PB2	37	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,					
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT					
				Default: PE7					
PE7	38	I/O	5VT	Alternate: TIMER0_ETI, UART6_RX, EXMC_D4,					
				EVENTOUT					
				Default: PE8					
PE8	39	I/O	5VT	Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5,					
				EVENTOUT					
PE9	40	I/O	5VT	Default: PE9					
. 20		.,,		Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT					
PE10	41	I/O	5VT	Default: PE10					
				Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT					
				Default: PE11					
PE11	42	I/O	5VT	Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS,					
				EXMC_D8, TLI_G3, EVENTOUT					
				Default: PE12					
PE12	43	I/O	5VT	Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK,					
				EXMC_D9, TLI_B4, EVENTOUT					
			_, _	Default: PE13					
PE13	44	I/O	5VT	Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO,					
				EXMC_D10, TLI_DE, EVENTOUT					
DE			->	Default: PE14					
PE14	45	I/O	5VT	Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI,					
				EXMC_D11, TLI_PIXCLK, EVENTOUT					
DE46	40	1/0	EV.T	Default: PE15					
PE15	46	I/O	5VT	Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7,					
				EVENTOUT Default: DD40					
				Default: PB10					
PB10	47	I/O	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,					
				I2S2_MCK, USART2_TX, USBHS_ULPI_D3,					
				ENET_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT					
				Default: PB11 Alternate: TIMER1 CH3, I2C1 SDA, I2S CKIN,					
PB11	48	I/O	5VT	USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,					
				ENET_RMII_TX_EN, TLI_G5, EVENTOUT					
NC	49								
INC	49	_	-						



				GD321 430XXDatasnee					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description					
	50			Defeate M					
V_{DD}	50	Р	-	Default: V _{DD}					
PB12	51	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID, EVENTOUT					
PB13	52	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS					
PB14	53	I/O	5VT	Default: PB14 Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT					
PB15	54	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT					
PD8	55	I/O	5VT	Default: PD8 Alternate: USART2_TX, EXMC_D13, EVENTOUT					
PD9	56	I/O	5VT	Default: PD9 Alternate: USART2_RX, EXMC_D14, EVENTOUT					
PD10	57	I/O	5VT	Default: PD10 Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT					
PD11	58	I/O	5VT	Default: PD11 Alternate: USART2_CTS, EXMC_A16, EVENTOUT					
PD12	59	I/O	5VT	Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17, EVENTOUT					
PD13	60	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT					
PD14	61	I/O	5VT	Default: PD14 Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT					
PD15	62	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT, CTC_SYNC					
PC6	63	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, EVENTOUT					
PC7	64	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, TLI_G6, EVENTOUT					



		Din	I/O							
Pin Name	Pins	Pin	Level ⁽²⁾	Functions description						
		Type ⁽¹⁾	Level	Default DC0						
PC8	65	I/O	5VT	Default: PC8						
FC0	03	1/0	371	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT						
				Default: PC9						
PC9	66	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,						
109	00	1/0	3 7 1	I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT						
				Default: PA8						
				Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,						
PA8	67	I/O	5VT	USARTO_CK, USBFS_SOF, SDIO_D1, TLI_R6,						
				EVENTOUT, CTC_SYNC						
				Default: PA9						
				Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK,						
PA9	68	I/O	5VT	I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT						
				Additional: USBFS_VBUS						
				Default: PA10						
PA10	69	I/O	5VT	Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX,						
.,		., 0		USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME						
				Default: PA11						
			Alternate: TIMER0 CH3, SPI3 MISO, USART0							
PA11	70	I/O	5VT	USART5_TX, CAN0_RX, USBFS_DM, TLI_R4,						
				EVENTOUT						
				Default: PA12						
			_, _	Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS,						
PA12	71	I/O	5VT	USART5_RX, CAN0_TX, USBFS_DP, TLI_R5,						
				EVENTOUT						
5440			-> (=	Default: JTMS, SWDIO, PA13						
PA13	72	I/O	5VT	Alternate: EVENTOUT						
NC	73	-	-	-						
V _{SS}	74	Р	-	Default: Vss						
V_{DD}	75	Р	-	Default: V _{DD}						
				Default: JTCK, SWCLK, PA14						
PA14	76	I/O	5VT	Alternate: EVENTOUT						
				Default: JTDI, PA15						
PA15	77	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,						
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT						
				Default: PC10						
PC10	78	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,						
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT						
				Default: PC11						
PC11	79	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,						
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT						
				Default: PC12						
PC12	80	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,						
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT						
PD0	81	I/O	5VT	Default: PD0						



				GD321 430XXDataSHeet					
Pin Name	Pins	Pin	I/O	Functions description					
		Type ⁽¹⁾	Level ⁽²⁾						
				Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,					
				EXMC_D2, EVENTOUT					
				Default: PD1					
PD1	82	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,					
				EVENTOUT					
				Default: PD2					
PD2	83	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD,					
				DCI_D11, EVENTOUT					
55.0			->	Default: PD3					
PD3	84	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,					
				EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT					
PD4	85	I/O	5VT	Default: PD4					
				Alternate: USART1_RTS, EXMC_NOE, EVENTOUT					
PD5	86	I/O	5VT	Default: PD5					
				Alternate: USART1_TX, EXMC_NWE, EVENTOUT					
DD 0	0.7	1/0	c) /T	Default: PD6					
PD6	87	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,					
				EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT					
DD 7	00	1/0	E\	Default: PD7					
PD7	88	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,					
				EVENTOUT Default, ITDO DD2					
			5VT	Default: JTDO, PB3 Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,					
PB3	89	I/O							
				SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT					
				Default: JNTRST, PB4					
				Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,					
PB4	90	I/O	5VT	I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,					
				I2CO_TXFRAME					
				Default: PB5					
				Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,					
PB5	91	I/O	5VT	SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,					
				ENET_PPS_OUT, DCI_D10, EVENTOUT					
				Default: PB6					
PB6	92	I/O	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX,					
				CAN1_TX, DCI_D5, EVENTOUT					
				Default: PB7					
PB7	93	I/O	5VT	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,					
				EXMC_NL, DCI_VSYNC, EVENTOUT					
воото	94	I/O	5VT	Default: BOOT0					
				Default: PB8					
DDC	0.5	1/0	c)	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,					
LR8	PB8 95 I/O 5VT		571	TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX,					
				ENET_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT					
PB9	96	I/O	5VT	Default: PB9					
FD9	90	1/0	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CI						



GD32F450xxDatasheet

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description						
				I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,						
				DCI_D7, TLI_B7, EVENTOUT						
				Default: PE0						
PE0 97 I/O			5VT	Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0,						
				DCI_D2, EVENTOUT						
				Default: PE1						
PE1	98	I/O	5VT	Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1,						
				DCI_D3, EVENTOUT						
V_{SS}	99	Р	-	Default: V _{SS}						
V_{DD}	100	Р		Default: V _{DD}						

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.4. GD32F450xx pin alternate functions

Table 2-6. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_CH0 /TIMER1_ETI	TIMER4_ CH0	TIMER7_E TI				USART1_ CTS	UART3_T X			ENET_MII_ CRS				EVENTOUT
PA1		TIMER1_CH1	TIMER4_ CH1			SPI3_M OSI		USART1_ RTS	UART3_R X			ENET_MII_ RX_CLK/EN ET_RMII_R EF_CLK				EVENTOUT
PA2		TIMER1_CH2	TIMER4_ CH2	TIMER8_C H0		I2S_CKI N		USART1_ TX				ENET_MDI O				EVENTOUT
PA3		TIMER1_CH3	TIMER4_ CH3	TIMER8_C H1		I2S1_M CK		USART1_ RX			USBHS_U LPI_D0	ENET_MII_ COL			TLI_B5	EVENTOUT
PA4						SPI0_N SS	SPI2_NSS/I2 S2_WS	USART1_ CK					USBHS_ SOF	DCI_HSY NC	TLI_VS YNC	EVENTOUT
PA5		TIMER1_CH0 /TIMER1_ETI		TIMER7_C H0_ON		SPI0_S CK					USBHS_U LPI_CK					EVENTOUT
PA6		TIMER0_BR KIN	TIMER2_ CH0	TIMER7_B RKIN		SPI0_MI SO	I2S1_MCK			TIMER12_ CH0			SDIO_C MD	DCI_PIXC LK	TLI_G2	EVENTOUT
PA7		TIMER0_CH0 _ON	TIMER2_ CH1	TIMER7_C H0_ON		SPI0_M OSI				TIMER13_ CH0		ENET_MII_ RX_DV/ENE T_RMII_CR S_DV				EVENTOUT
PA8	CK_OUT 0	TIMER0_CH0			I2C2_SCL			USART0_ CK		CTC_SYN C	USBFS_S OF		SDIO_D 1		TLI_R6	EVENTOUT
PA9		TIMER0_CH1			I2C2_SMB A	SPI1_S CK/I2S1 _CK		USARTO_ TX					SDIO_D 2	DCI_D0		EVENTOUT
PA10		TIMER0_CH2			I2C2_TXF RAME		SPI4_MOSI	USART0_ RX			USBFS_ID			DCI_D1		EVENTOUT
PA11		TIMER0_CH3					SPI3_MISO	USART0_ CTS	USART5_ TX	CAN0_RX	USBFS_D M				TLI_R4	EVENTOUT
PA12		TIMER0_ETI					SPI4_MISO	USART0_ RTS	USART5_ RX	CAN0_TX	USBFS_D P				TLI_R5	EVENTOUT
PA13	JTMS/S WDIO															EVENTOUT
PA14	JTCK/S WCLK															EVENTOUT
PA15	JTDI	TIMER1_CH0 /TIMER1_ETI				SPI0_N SS	SPI2_NSS/I2 S2_WS	USART0_ TX								EVENTOUT



Table 2-7. Port B alternate functions summary


Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_C H1_ON	TIMER2_C H2	TIMER7_C H1_ON			SPI4_SCK	SPI2_MOSI /I2S2_SD		TLI_R3	USBHS_U LPI_D1	ENET_MII_ RXD2	SDIO_D 1			EVENTOUT
PB1		TIMER0_C H2 ON	TIMER2_C H3	TIMER7_C H2_ON			SPI4_NSS			TLI_R6	USBHS_U LPI_D2	ENET_MII_ RXD3	SDIO_D 2			EVENTOUT
PB2		TIMER1_C H3						SPI2_MOSI /I2S2_SD			USBHS_U LPI_D4		SDIO_C K			EVENTOUT
PB3	JTDO/TRA CESWO	TIMER1_C				SPI0_SCK	SPI2_SCK /I2S2_CK	USARTO_R X		I2C1_SDA						EVENTOUT
PB4	NJTRST		TIMER2_C H0		I2C0_TXF RAME	SPI0_MIS O	SPI2_MIS O	I2S2_ADD_ SD		I2C2_SDA			SDIO_D 0			EVENTOUT
PB5			TIMER2_C H1		I2C0_SMB A	SPI0_MO SI	SPI2_MO SI/I2S2_S D			CAN1_RX	USBHS_U LPI_D7	ENET_PPS _OUT	EXMC_S DCKE1	DCI_D10		EVENTOUT
PB6			TIMER3_C H0		I2C0_SCL			USART0_T X		CAN1_TX			EXMC_S DNE1	DCI_D5		EVENTOUT
PB7			TIMER3_C H1		I2C0_SDA			USARTO_R X					EXMC_N L	DCI_VSY NC		EVENTOUT
PB8		TIMER1_C H0/TIMER 1_ETI	TIMER3_C H2	TIMER9_C H0	I2C0_SCL		SPI4_MO SI			CAN0_RX		ENET_MII_ TXD3	SDIO_D 4	DCI_D6	TLI_B6	EVENTOUT
PB9			TIMER3_C H3	TIMER10_ CH0	I2C0_SDA	SPI1_NSS /I2S1_WS				CAN0_TX			SDIO_D 5	DCI_D7	TLI_B7	EVENTOUT
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK /I2S1_CK	I2S2_MCK	USART2_T X			USBHS_U LPI_D3	ENET_MII_ RX_ER	SDIO_D 7		TLI_G4	EVENTOUT
PB11		TIMER1_C H3			I2C1_SDA	I2S_CKIN		USART2_R X			USBHS_U LPI_D4	ENET_MII_ TX_EN/ENE T_RMII_TX_ EN			TLI_G5	EVENTOUT
PB12		TIMER0_B RKIN			I2C1_SMB A	SPI1_NSS /I2S1_WS	SPI3_NSS	USART2_C K		CAN1_RX	USBHS_U LPI_D5	ENET_MII_ TXD0/ENET _RMII_TXD 0	USBHS_ ID			EVENTOUT
PB13		TIMER0_C H0_ON			I2C1_TXF RAME	SPI1_SCK /I2S1_CK	SPI3_SCK	USART2_C TS		CAN1_TX	USBHS_U LPI_D6	ENET_MII_ TXD1/ENET _RMII_TXD 1				EVENTOUT
PB14		TIMER0_C H1_ON		TIMER7_C H1_ON		SPI1_MIS O	I2S1_ADD _SD	USART2_R TS		TIMER11_ CH0			USBHS_ DM			EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB15	RTC_REFI N	TIMER0_C H2_ON		TIMER7_C H2_ON		SPI1_MO SI/I2S1_S D				TIMER11_ CH1			USBHS_ DP			EVENTOUT

Table 2-8. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0											USBHS_U LPI_STP		EXMC_SD NWE			EVENTOUT
PC1						SPI2_MO SI/I2S2_S D		SPI1_MOSI /I2S1_SD				ENET_MD C				EVENTOUT
PC2						SPI1_MIS O	I2S1_ADD _SD				USBHS_U LPI_DIR	ENET_MII _TXD2	EXMC_SD NE0			EVENTOUT
PC3						SPI1_MO SI/I2S1_S D					USBHS_U LPI_NXT	ENET_MII _TX_CLK	EXMC_SD CKE0			EVENTOUT
PC4												ENET_MII _RXD0/EN ET_RMII_ RXD0	EXMC_SD NE0			EVENTOUT
PC5								USART2_R X				ENET_MII _RXD1/EN ET_RMII_ RXD1	EXMC_SD CKE0			EVENTOUT
PC6			TIMER2_C H0	TIMER7_C H0		I2S1_MCK			USART5_TX				SDIO_D6	DCI_D0	TLI_HS YNC	EVENTOUT
PC7			TIMER2_C H1	TIMER7_C H1		SPI1_SCK /I2S1_CK	I2S2_MCK		USART5_RX				SDIO_D7	DCI_D1	TLI_G6	EVENTOUT
PC8	TRACED0		TIMER2_C H2	TIMER7_C H2					USART5_CK				SDIO_D0	DCI_D2		EVENTOUT
PC9	CK_OUT1		TIMER2_C H3	TIMER7_C H3	I2C2_SDA	I2S_CKIN							SDIO_D1	DCI_D3		EVENTOUT
PC10					_	_	SPI2_SCK /I2S2_CK	USART2_T X	UART3_TX		_	_	SDIO_D2	DCI_D8	TLI_R2	EVENTOUT
PC11						I2S2_ADD _SD	SPI2_MIS O	USART2_R X	UART3_RX				SDIO_D3	DCI_D4		EVENTOUT
PC12					I2C1_SDA		SPI2_MO SI/I2S2_S D	USART2_C K	UART4_TX				SDIO_CK	DCI_D9		EVENTOUT






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC13																EVENTOUT
PC14																EVENTOUT
PC15																EVENTOUT

Table 2-9. Port D alternate functions summary

			ore B artorn													
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0						SPI3_MISO	SPI2_MOS I/I2S2_SD			CAN0_R X			EXMC_D2			EVENTOUT
PD1								SPI1_NSS /I2S1_WS		CAN0_T X			EXMC_D3			EVENTOUT
PD2			TIMER2_ETI						UART4_RX				SDIO_CMD	DCI_D11		EVENTOUT
PD3	TRACED1					SPI1_SCK/ I2S1_CK		USART1_ CTS					EXMC_CLK	DCI_D5	TLI_G7	EVENTOUT
PD4								USART1_ RTS					EXMC_NOE			EVENTOUT
PD5								USART1_ TX					EXMC_NWE			EVENTOUT
PD6						SPI2_MOSI /I2S2_SD		USART1_ RX					EXMC_NWAI T	DCI_D10	TLI_B2	EVENTOUT
PD7								USART1_ CK					EXMC_NE0/ EXMC_NCE1			EVENTOUT
PD8								USART2_ TX					EXMC_D13			EVENTOUT
PD9								USART2_ RX					EXMC_D14			EVENTOUT
PD10								USART2_ CK					EXMC_D15		TLI_B3	EVENTOUT
PD11								USART2_ CTS	_			_	EXMC_A16		_	EVENTOUT
PD12			TIMER3_CH0					USART2_ RTS	_				EXMC_A17		_	EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD13			TIMER3_CH1										EXMC_A18			EVENTOUT
PD14			TIMER3_CH2										EXMC_D0			EVENTOUT
PD15	CTC_SYN C		TIMER3_CH3										EXMC_D1			EVENTOUT

Table 2-10. Port E alternate functions summary

				ate farietie		· · · · · · · · ·			T					1		
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER 3_ETI						UART7_RX				EXMC_NBL0	DCI_D2		EVENTOUT
PE1		TIMER0_CH1 _ON							UART7_TX				EXMC_NBL1	DCI_D3		EVENTOUT
PE2	TRACECK					SPI3_SCK						ENET_MI I_TXD3	EXMC_A23			EVENTOUT
PE3	TRACED0												EXMC_A19			EVENTOUT
PE4	TRACED1					SPI3_NSS							EXMC_A20	DCI_D4	TLI_B0	EVENTOUT
PE5	TRACED2			TIMER8_CH0		SPI3_MISO							EXMC_A21	DCI_D6	TLI_G0	EVENTOUT
PE6	TRACED3			TIMER8_CH1		SPI3_MOSI							EXMC_A22	DCI_D7	TLI_G1	EVENTOUT
PE7		TIMER0_ETI							UART6_RX				EXMC_D4			EVENTOUT
PE8		TIMER0_CH0 _ON							UART6_TX				EXMC_D5			EVENTOUT
PE9		TIMER0_CH0											EXMC_D6			EVENTOUT
PE10		TIMER0_CH1 _ON											EXMC_D7			EVENTOUT
PE11	_	TIMER0_CH1		_		SPI3_NSS	SPI4_NSS						EXMC_D8		TLI_G3	EVENTOUT
PE12		TIMER0_CH2 _ON				SPI3_SCK	SPI4_SCK						EXMC_D9		TLI_B4	EVENTOUT






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE13		TIMER0_CH2				SPI3_MISO	SPI4_MISO						EXMC_D10		TLI_DE	EVENTOUT
PE14		TIMER0_CH3				SPI3_MOSI	SPI4_MOSI						EXMC_D11		TLI_PIXCLK	EVENTOUT
PE15		TIMER0_BR KIN											EXMC_D12		TLI_R7	EVENTOUT

Table 2-11. Port F alternate functions summary

	Table	2-11. 10	iti aitei	Tiale Turn	ctions su	iiiiiiai y				•						
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0	CTC_SYN C				I2C1_SDA								EXMC_A0			EVENTOUT
PF1					I2C1_SCL								EXMC_A1			EVENTOUT
PF2					I2C1_SMB A								EXMC_A2			EVENTOUT
PF3					I2C1_TXF RAME								EXMC_A3			EVENTOUT
PF4													EXMC_A4			EVENTOUT
PF5													EXMC_A5			EVENTOUT
PF6				TIMER9_C H0		SPI4_NSS			UART6_R X				EXMC_NIORD			EVENTOUT
PF7				TIMER10_ CH0		SPI4_SCK			UART6_T X				EXMC_NREG			EVENTOUT
PF8						SPI4_MISO				TIMER12_ CH0			EXMC_NIOWR			EVENTOUT
PF9						SPI4_MOSI				TIMER13_ CH0			EXMC_CD			EVENTOUT
PF10													EXMC_INTR	DCI_D11	TLI_DE	EVENTOUT
PF11						SPI4_MOSI							EXMC_SDNRAS	DCI_D12		EVENTOUT
PF12													EXMC_A6			EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF13													EXMC_A7			EVENTOUT
PF14													EXMC_A8			EVENTOUT
PF15													EXMC_A9			EVENTOUT

Table 2-12. Port G alternate functions summary

						Jannina y										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0													EXMC_A1 0			EVENTOUT
PG1													EXMC_A1 1			EVENTOUT
PG2													EXMC_A1 2			EVENTOUT
PG3													EXMC_A1 3			EVENTOUT
PG4													EXMC_A1 4			EVENTOUT
PG5													EXMC_A1 5			EVENTOUT
PG6													EXMC_IN T1	DCI_D12	TLI_R7	EVENTOUT
PG7									USART5_ CK				EXMC_IN T2	DCI_D13	TLI_PIX CLK	EVENTOUT
PG8						SPI5_NSS			USART5_ RTS				EXMC_SD CLK			EVENTOUT
PG9									USART5_ RX				EXMC_NE 1/EXMC_ NCE2	DCI_VSY NC		EVENTOUT
PG10						SPI5_IO2				TLI_G3			EXMC_NC E3_0/EXM C_NE2	DCI_D2	TLI_B2	EVENTOUT
PG11						SPI5_IO3	SPI3_SCK					ENET_MII _TX_EN/E NET_RMII _TX_EN	EXMC_NC E3_1	DCI_D3	TLI_B3	EVENTOUT
PG12						SPI5_MISO	SPI3_MIS O		USART5_ RTS	TLI_B4			EXMC_NE 3		TLI_B1	EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG13	TRACED2					SPI5_SCK	SPI3_MO SI		USART5_ CTS			ENET_MII _TXD0/EN ET_RMII_ TXD0	EXMC_A2 4			EVENTOUT
PG14	TRACED3					SPI5_MOSI	SPI3_NSS		USART5_ TX			ENET_MII _TXD1/EN ET_RMII_ TXD1	EXMC_A2 5			EVENTOUT
PG15									USART5_ CTS				EXMC_SD NCAS	DCI_D13		EVENTOUT

Table 2-13. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
РН0																EVENTOUT
PH1																EVENTOUT
PH2												ENET_MII _CRS	EXMC_SDC KE0		TLI_R0	EVENTOUT
РН3					I2C1_TXFRA ME							ENET_MII _COL	EXMC_SDN E0		TLI_R1	EVENTOUT
PH4					I2C1_SCL						USBHS_U LPI_NXT					EVENTOUT
PH5					I2C1_SDA	SPI4_NSS							EXMC_SDN WE			EVENTOUT
PH6					I2C1_SMBA	SPI4_SCK				TIMER11_CH0		ENET_MII _RXD2	EXMC_SDN E1	DCI_D8		EVENTOUT
PH7					I2C2_SCL	SPI4_MISO						ENET_MII _RXD3	EXMC_SDC KE1	DCI_D9		EVENTOUT
PH8					I2C2_SDA								EXMC_D16	DCI_HS YNC	TLI_R2	EVENTOUT
РН9					I2C2_SMBA					TIMER11_CH1			EXMC_D17	DCI_D0	TLI_R3	EVENTOUT
PH10			TIMER4_CH0		I2C2_TXFRA ME								EXMC_D18	DCI_D1	TLI_R4	EVENTOUT
PH11			TIMER4_CH1										EXMC_D19	DCI_D2	TLI_R5	EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PH12			TIMER4_CH2										EXMC_D20	DCI_D3	TLI_R6	EVENTOUT
PH13				TIMER7_C H0_ON						CAN0_TX			EXMC_D21		TLI_G2	EVENTOUT
PH14				TIMER7_C H1_ON									EXMC_D22	DCI_D4	TLI_G3	EVENTOUT
PH15				TIMER7_C H2_ON									EXMC_D23	DCI_D1 1	TLI_G4	EVENTOUT

Table 2-14. Port I alternate functions summary

						-										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PI0			TIMER4_C H3			SPI1_NSS /I2S1_WS							EXMC_D24	DCI_D13	TLI_G5	EVENTOUT
PI1						SPI1_SCK /I2S1_CK							EXMC_D25	DCI_D8	TLI_G6	EVENTOUT
PI2				TIMER7_C H3		0	I2S1_ADD _SD						EXMC_D26	DCI_D9	TLI_G7	EVENTOUT
PI3				TIMER7_E TI		SPI1_MO SI/I2S1_S D							EXMC_D27	DCI_D10		EVENTOUT
PI4				TIMER7_B RKIN									EXMC_NB L2	DCI_D5	TLI_B4	EVENTOUT
PI5				TIMER7_C H0									EXMC_NB L3	DCI_VSY NC	TLI_B5	EVENTOUT
PI6				TIMER7_C H1									EXMC_D28	DCI_D6	TLI_B6	EVENTOUT
PI7				TIMER7_C H2									EXMC_D29	DCI_D7	TLI_B7	EVENTOUT
PI8																EVENTOUT
PI9										CAN0_RX			EXMC_D30		TLI_VS YNC	EVENTOUT
PI10												ENET_MII _RX_ER	EXMC_D31		TLI_HS YNC	EVENTOUT



GD32F450xxDatasheet

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PI11											USBHS_U					EVENTOUT
PIII											LPI_DIR					EVENTOUT

3. Functional description

3.1. Arm[®] Cortex[®]-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 200 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- 256 KB to 512 KB of SRAM

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. Up to 512 Kbytes of inner SRAM is composed of SRAM0 (112KB), SRAM1 (16KB), and SRAM2 (64KB) and ADDSRAM (256KB) that can



be accessed at same time, and including 64 KB of TCM (tightly-coupled memory) data RAM that can be accessed only by the data bus of the Cortex $^{\$}$ -M4 core. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the V_{DD} power supply is down. *Table 2-2. GD32F450xx memory map* shows the memory map of the GD32F450xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 200 MHz. The maximum frequency of the two APB domains including APB1 is 50 MHz and APB2 is 100 MHz. See <u>Figure 2-5</u>. **GD32F450xx clock tree** for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.4 V and down to 1.8 V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory



Boot from on-chip SRAM

The boot loader is located in the internal 30KB of information blocks for the boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART2 (PB10 and PB11, or PC10 and PC11), and USBFS (PA9, PA10, PA11 and PA12) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of Flash memory is selected. It also supports to boot from bank 1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alam, RTC Tamper and TimeStamp event, the LVD output, ENET wakeup, RTC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 V \leq $V_{DDA} \leq$ 3.6 V)
- Temperature sensor

Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has a total of



19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for external battery power supply (V_{BAT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

- 16 channels DMA controller and each channel are configurable (8 for DMA0 and 8 for DMA1)
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, UARTs, DAC, I2S, SDIO and DCI

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.



3.9. General-purpose inputs/outputs (GPIOs)

- Up to 140 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F450xx, named PA0 \sim PA15, PB0 \sim PB15, PC0 \sim PC15, PD0 \sim PD15, PE0 \sim PE15, PF0 \sim PF15, PG0 \sim PG15, PH0 \sim PH15 and PI0 \sim PI11 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), eight 16-bit general timers (TIMER2, TIMER3, TIMER8 ~ TIMER13), two 32-bit general timers (TIMER1 & TIMER4) and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 & TIMER4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 & TIMER3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 \sim



TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F450xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC) and backup registers

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers.
- Calendar with sub-second, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.



3.12. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz (Fast mode)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to six SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (only in SPI5)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI5 (SPI5 is not available in GD32F450Vx series).

3.14. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and four UARTs with operating frequency up to 12.5 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6, UART7) are used to transfer data between parallel and serial interfaces, provides a flexible



full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode Audio
- Sampling frequencies from 8 KHz up to 192 KHz are supported

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32F450xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17. Universal serial bus high-speed interface (USBHS)

- One USB device/host/OTG high-speed Interface with frequency up to 480 Mbit/s
- An external PHY device connected to the ULPI is required when using in HS mode

USBHS supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller provides ULPI interface



for external USB PHY integration and it also contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.

3.18. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.19. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.20. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and CF card, SDRAM with up to 32-bit data bus
- Provide ECC calculating hardware module for NAND Flash memory block
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

External memory controller (EXMC) is an abbreviation of external memory controller. It is



divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC supports code execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

The EXMC of GD32F450xx in LQFP144 & BGA176 package also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

3.21. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.22. TFT LCD interface (TLI)

- 24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
- Supports up to XVGA (1024x768) resolution
- 2 display layers with dedicated FIFO (64x32-bit)

The TFT LCD interface provides a parallel digital RGB (Red, Green and Blue) and signals for horizontal, vertical synchronization, Pixel Clock and Data Enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

3.23. Image processing accelerator (IPA)

- Copy one source image to the destination image
- Convert one source image to the destination image with specific pixel format
- Convert and blend two source images to the destination image with specific pixel format
- Fill up the destination image with a specific color

The Image processing accelerator (IPA) provides a configurable and flexible image format conversion from one or two source image to the destination image. Eleven pixel formats from 4-bit up to 32-bit per pixel independently for the two source images and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256*32 bits Look-



Up Tables (LUT) separately for the two source images are implemented for the indirect pixel formats.

3.24. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

3.25. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm[®] SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.26. Package and operation temperature

- BGA176 (GD32F450Ix), LQFP144 (GD32F450Zx) and LQFP100 (GD32F450Vx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.6	V
V _{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V	Input voltage on 5V tolerant pin (3)	V _{SS} - 0.3	V _{DD} + 3.6	V
V _{IN}	Input voltage on other I/O	V _{SS} - 0.3	3.6	V
ΔV _{DDX}	Variations between different V _{DD} power pins	_	50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
I _{IO}	Maximum current for GPIO pins	_	±25	mA
T _A	Operating temperature range	-40	+85	°C
	Power dissipation at T _A = 85°C of BGA176	_	888	
P_D	Power dissipation at T _A = 85°C of LQFP144	_	820	mW
	Power dissipation at T _A = 85°C of LQFP100	_	697	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DD}	Supply voltage	_	2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	_	1.8	_	3.6	V

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 6.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.






Figure 4-1. Recommended power supply decoupling capacitors (1) (2)

- (1) The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
fHCLK	AHB clock frequency			200	MHz
f _{APB1}	APB1 clock frequency		1	50	MHz
f _{APB2}	APB2 clock frequency	_	_	100	MHz

(1) Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up / Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate		0	8	/ /
	V _{DD} fall time rate	_	20	8	µs/V

(1) Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
t _{start-up}	Start-up time	Clock source from HXTAL	143	ms
		Clock source from IRC16M	143	1115

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	1.5	
t _{Deep-sleep}	Wakeup from Deep-sleep mode (LDO On)	3.3	μs



Symbol	Parameter	Тур	Unit
	Wakeup from Deep-sleep mode	3.3	
	(LDO in low power mode)	3.3	
t _{Standby}	Wakeup from Standby mode	143	ms

⁽¹⁾ Based on characterization, not tested in production.


4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)


Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 200 MHz, All peripherals enabled	_	98.12	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 200 MHz, All peripherals disabled	_	59.74	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 180 MHz, All peripherals enabled	_	88.74	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 180 MHz, All peripherals disabled	_	54.12	_	mA
la da e	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 120 MHz, All peripherals enabled	_	60.74	_	mA
IDD+IDDA	(Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 120 MHz, All peripherals disabled		37.34		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals enabled	_	55.36	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals disabled	_	34.76	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 90 MHz, All peripherals enabled	_	46.22		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 90 MHz, All peripherals disabled	_	29.52	_	mA

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC16M = System clock = 16 MHz.






		ODUZI	100	, , , , , , , , , , , , , , , , , , ,	u	
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 60 MHz, All peripherals	_	31.98	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 60 MHz, All peripherals	_	20.64	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, All peripherals	_	18.06	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, All peripherals	_	12.16	_	mΑ
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, All peripherals	_	14.40	_	mΑ
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, All peripherals	_	9.48	_	mΑ
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 16 MHz, All peripherals	_	10.10	_	mΑ
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 16 MHz, All peripherals	_	6.96	_	mΑ
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 8 MHz, All peripherals	_	6.38	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 8 MHz, All peripherals	_	4.78	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 4 MHz, All peripherals	_	4.28	_	mΑ
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 4 MHz, All peripherals	_	3.50	_	mΑ
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 2 MHz, All peripherals	_	3.40	—	mA
		enabled	L			
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,	,			
		System clock = 2 MHz, All peripherals	_	2.99	_	mA
		disabled	L			
•	1					






	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
ŀ	Cymbol	1 didilictor		141111	קעי	IVIAX	Oiiii
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		66.50		A
			System clock = 200 MHz,CPU clock off, All	_	00.50	_	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		28.96		mΛ
			System clock = 200 MHz, CPU clock off,	_	20.90	_	mA
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		60.26		mΛ
			System clock = 180 MHz, CPU clock off,		00.20		mA
			All peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		00.00		^
			System clock = 180 MHz, CPU clock off,		26.32	_	mA
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		44.64		A
			System clock = 120 MHz, CPU clock off,		41.64	_	mA
			All peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$		40.70		
			System clock = 120 MHz, CPU clock off,		18.72	_	mA
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$		00.50		
			System clock = 108 MHz, CPU clock off,		38.58	_	mA
		Supply current	All peripherals enabled				
		(Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		47.00		
			System clock = 108 MHz, CPU clock off,		17.96	_	mA
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 90 MHz, CPU clock off, All		31.94	_	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 90 MHz, CPU clock off, All	_	14.94	_	mA
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 60 MHz, CPU clock off, All	_	22.48	_	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 60 MHz, CPU clock off, All	_	11.16	_	mA
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 30 MHz, CPU clock off, All	_	13.34	_	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
			System clock = 30 MHz, CPU clock off, All	_	7.58	_	mA
			peripherals disabled				





Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
- ,		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$		- 71-		
		System clock = 25 MHz, CPU clock off, All		10.52	_	mA
		peripherals enabled		10.02		''''
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 25 MHz, CPU clock off, All		5.70	_	mA
		peripherals disabled		0.70		''''
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 16 MHz, CPU clock off, All		7.58	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 16 MHz, CPU clock off, All		4.54	_	mA
		peripherals disabled		1.01		'''' \
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 8 MHz, CPU clock off, All	_	5.18	_	mA
		peripherals enabled		00		
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 8 MHz, CPU clock off, All		3.58	_	mA
		peripherals disabled		0.00		
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 4 MHz, CPU clock off, All	_	3.78	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 4 MHz, CPU clock off, All	_	3.00	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 2 MHz, CPU clock off, All	_	3.14	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 2 MHz, CPU clock off, All		2.74	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in normal power}$				
		and normal driver mode, IRC32K off, RTC		1.21	11	mA
		off, All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in normal power}$				
		and low driver mode, IRC32K off, RTC off,	_	1.18	11	mA
	Supply current	All GPIOs analog mode		1.10		(
	(Deep-Sleep	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$				
	mode)	normal driver mode, IRC32K off, RTC off,	_	0.83	11	mA
		All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$				
		low driver mode, IRC32K off, RTC off, All	_	0.80	11	mA
		GPIOs analog mode				
1		ST 103 arraing mode				<u> </u>





	ODOZI					
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$ RTC on SRAM ON	_	6.84	16.5	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$ RTC off SRAM ON	l	6.50	16.5	μΑ
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$ RTC off SRAM ON	_	5.92	16.5	μΑ
	(Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$ RTC on SRAM OFF	_	5.22	16.5	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$ RTC off SRAM OFF	_	4.87	16.5	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$ RTC off SRAM OFF	_	4.30	16.5	μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6$ V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON		3.84		μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	l	3.46	ı	μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 2.6$ V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON		3.26		μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.99	_	μΑ
І _{ВАТ}	Battery supply current (Backup mode)	V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.82	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving, SRAM OFF	_	1.52	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	3.20	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	2.90	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	2.65	_	μΑ



GD32F450xxDatasheet

				_		
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6 \text{ V}$, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.36	_	μΑ
		driving, SRAM OFF				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.25	_	μΑ
		driving, SRAM OFF				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 2.6$ V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.91	_	μΑ
		driving, SRAM OFF				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6$ V, LXTAL off		1.98		μΑ
		with external crystal, RTC on, SRAM ON		1.90		μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL off		1.82		μΑ
		with external crystal, RTC on, SRAM ON		1.02		μΛ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 2.6$ V, LXTAL off		1.75		μA
		with external crystal, RTC on, SRAM ON		1.75		μΛ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6$ V, LXTAL off		0.13		
		with external crystal, RTC on, SRAM OFF		0.13		μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL off		0.04		
		with external crystal, RTC on, SRAM OFF		0.04		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL off		0		
		with external crystal, RTC on, SRAM OFF		U		μΑ

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for $T_A = 25 \, ^{\circ}\mathbb{C}$ and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.






Figure 4-2. Typical supply current consumption in Run mode






Table 4-8. Peripheral current consumption characteristics⁽¹⁾



		GD3ZI 430XXDatas	
	Peripherials ⁽⁵⁾	Typical consumption at T _A = 25 °C	Unit
		(TYP)	
-	USB_ULPI + USB_HS	4.5	
	ETH_MAC + ETH_MAC_TX +	6.66	
ļ.	ETH_MAC_RX + ETH_MAC_PTP		
	IPA	1.89	
-	DMA1	3.32	
	DMA0	3.36	
	TCMSRAM	1.04	
	BKPSRAM	0.92	
AHB1	CRC	0.45	
ANDI	GPIOA	0.57	
	GPIOB	0.59	
	GPIOC	0.57	
	GPIOD	0.58	
	GPIOE	0.61	
	GPIOF	0.59	
	GPIOG	0.60	
Ī	GPIOH	0.60	
	GPIOI	0.57	
	USB_FS	3.33	
AHB2	TRNG	1.01	
	DCI	1.25	mA
AHB3	EXMC	4.29	
	UART7	0.87	
Ī	UART6	0.06	
ŀ	DAC1+DAC2 ⁽²⁾	5.35	
-	PMU	0.3	
-	CAN1	0.26	
	CAN0	0.3	
-	I2C2	0.16	
ŀ			
	I2C1	0.17	
APB1	I2C0	0.18	
-	UART4	0.13	
-	UART3	0.1	
ļ.	USART2	0.19	
	USART1	0.17	1
ļ	SPI2/I2S2 ⁽³⁾	0.06/0.12	
	SPI1/I2S1 ⁽³⁾	0.06/0.16	
	WWDG	0.92	
	TIMER13	0.92	
	TIMER12	1.01	



		ODOZI 100/MDataoni
	TIMER11	1.02
	TIMER6	0.79
	TIMER5	0.77
	TIMER4	1.25
	TIMER3	1.15
	TIMER2	1.14
	TIMER1	1.24
	TLI	0.77
	SPI5	0.03
	SPI4	0.03
	TIMER10	0.64
	TIMER9	0.63
	TIMER8	0.69
	SYSCFG	0.02
	SPI3	0.06
APB2	SPI0	0.9
	SDIO	1.5
	ADC2 ⁽⁴⁾	1.26
	ADC1 ⁽⁴⁾	1.28
	ADC0 ⁽⁴⁾	1.68
	USART5	1.17
	USART0	1.06
	TIMER7	2.23
	TIMER0	2.19
ADDAPB1	IREF	0.43
ADDAFDI	CTC	0.93
	· · · · · · · · · · · · · · · · · · ·	-

- (1) Based on characterization, not tested in production.
- (2) DEN0 and DEN1 bits in the DAC_CTL register are set to 1, and the converted value set to 0x800.
- (3) Enable SPIx CLKEN, I2SSEL bit and I2SEN bit set to 1 in SPI_ I2SCTL.
- (4) System clock = f_{HCLK} = 200 MHz, f_{APB1} = $f_{HCLK}/4$, f_{APB2} = $f_{HCLK}/2$, f_{ADCCLK} = $f_{APB2}/4$, ADON bit is set to 1.
- (5) If there is no other description, then $V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, system clock = $f_{HCLK} = 200 \text{ MHz}$, $f_{APB1} = f_{HCLK}/4$, $f_{APB2} = f_{HCLK}/2$.

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-9</u>. <u>EMS characteristics</u>⁽¹⁾, based on the EMS levels and classes compliant with IEC 61000 series standard.



Table 4-9. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
Voltage applied to all device pins to		V _{DD} = 3.3 V, T _A = 25 °C	
V _{ESD}	induce a functional disturbance	LQFP144, f _{HCLK} = 168 MHz	3A
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	V _{DD} = 3.3 V, T _A = 25 °C	
V_{FTB}	induce a functional disturbance through	LQFP144, f _{HCLK} = 168 MHz	3A
	100 pF on V_{DD} and V_{SS} pins	conforms to IEC 61000-4-4	

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.15		
		LVDT<2:0> = 000(falling edge)	_	2.04	_	
		LVDT<2:0> = 001(rising edge)	_	2.28	_	
	V _{LVD} ⁽¹⁾ Low voltage Detector level selection	LVDT<2:0> = 001(falling edge)	_	2.17	_	
		LVDT<2:0> = 010(rising edge)	_	2.43	_	
		LVDT<2:0> = 010(falling edge)	_	2.31	_	
		LVDT<2:0> = 011(rising edge)	_	2.56	_	
V (1)		LVDT<2:0> = 011(falling edge)	_	2.45	_	v
VLVD(**)		LVDT<2:0> = 100(rising edge)	_	2.7	_	V
		LVDT<2:0> = 100(falling edge)	_	2.59	_	
		LVDT<2:0> = 101(rising edge)	_	2.84	_	
		LVDT<2:0> = 101(falling edge)	_	2.73	_	
		LVDT<2:0> = 110(rising edge)	_	2.98	_	
		LVDT<2:0> = 110(falling edge)	_	2.87	_	
		LVDT<2:0> = 111(rising edge)	_	3.12	_	
		LVDT<2:0> = 111(falling edge)	_	3.01	_	
V _{LVDhyst} ⁽²⁾	LVD hystersis	_	_	100		mV
V _{POR} ⁽¹⁾	Power on reset threshold	_	2.30	2.40	2.48	V
V _{PDR} ⁽¹⁾	Power down reset threshold	_	1.72	1.80	1.88	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{PDRhyst} ⁽²⁾	PDR hysteresis		_	600		mV
V _{BOR3} (2)	Brownout level 3 threshold	Falling edge	_	2.79	_	V
VBOR3\		Rising edge	_	2.88	_	V
V (2)	Brownout level 2 threshold	Falling edge	_	2.49	_	V
V _{BOR2} ⁽²⁾		Rising edge		2.58		V
V _{BOR1} (2)	Brownout level 1 threshold	Falling edge		2.19		V
VBOR1(=/	biowiloutievel i tillesilolu	Rising edge	_	2.29		V
V _{BORhyst} ⁽²⁾	BOR hysteresis			100	_	mV
t _{RSTTEMPO} (2)	Reset temporization	_	_	2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Electrostatic discharge	T _A = 25 °C;			7000	W
VESD(HBM)	voltage (human body model)	JESD22-A114		_	7000	V
V	Electrostatic discharge	T _A = 25 °C;			000	M
V _{ESD(CDM)}	voltage (charge device model)	JESD22-C101			800	V

⁽¹⁾ Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LU	l-test	T. 25 %C. 150D70		ı	±200	mA
LU	V _{supply} over voltage	T _A = 25 °C; JESD78	_	_	5.4	V

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic

⁽²⁾ Guaranteed by design, not tested in production.



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{HXTAL} (1)	Crystal or ceramic frequency	2.6 V ≤ V _{DD} ≤ 3.6 V	4	8	32	MHz		
R _F ⁽²⁾	Feedback resistor	V _{DD} = 3.3 V	_	400	_	kΩ		
	Recommended matching							
C _{HXTAL} ^{(2) (3)}	capacitance on OSCIN and	_ _		20	30	pF		
	OSCOUT							
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle		30	50	70	%		
g _m ⁽²⁾	Oscillator transconductance	Startup		25	_	mA/V		
I _{DDHXTAL} (1)	Crystal or ceramic operating	V_{DD} = 3.3 V, f_{HCLK} =		1	1	_ 1		mA
IDDHXTAL**/	current	f _{IRC16M} = 16 MHz		'		ША		
to(1)	Crystal or ceramic startup time	V_{DD} = 3.3 V, f_{HCLK} =		1.8		ms		
tsuhxtal ⁽¹⁾	Crystal of Cerailile Startup time	f _{IRC16M} = 16 MHz		1.0		1115		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
(1)	External clock source or oscillator	$2.6 \text{ V} \leq \text{V}_{DD} \leq$	4		F0	NAL I-
f _{HXTAL_ext} ⁽¹⁾	frequency	3.6 V	1		50	MHz
V(2)	OSCIN input pin high level		0.7 V _{DD}		\/	V
Vhxtalh ⁽²⁾	voltage	$V_{DD} = 3.3 \text{ V}$			V_{DD}	V
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		V _{SS}	_	$0.3~V_{DD}$	V
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5	_	_	ns
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	<u> </u>	_		10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance		_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	<u> </u>	40	_	60	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	V _{DD} = 3.3 V	ı	32.768		kHz
C _{LXTAL} ^{(2) (3)}	Recommended matching capacitance on OSC32IN and OSC32OUT			15		pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	_	70	%
gm ⁽²⁾	Ossillator transcenductores	Medium low driving capability		6		μΑ/V
gm ^{(−} /	Oscillator transconductance	Higher driving capability	ı	18		μΑνν
(1)	Crystal or ceramic operating	LXTALDRI[1:0]= 01	_	0.9		
I _{DDLXTAL} (1)	current	LXTALDRI[1:0]= 11	_	1.5		μA
t _{SULXTAL} ⁽¹⁾ (4)	Crystal or ceramic startup time	_		1.8	_	ø

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S), For C_{LXTAL1} and C_{LXTAL2}, it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD}, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S, it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} ⁽¹⁾	External clock source or oscillator frequency	V _{DD} = 3.3 V		32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	_	0.7 V _{DD}	_	V_{DD}	V
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage		Vss	_	0.3 V _{DD}	
t _{H/L(LXTAL)} (2)	OSC32IN high or low time		450	_		
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time			_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance	_		5		pF
Ducy _(LXTAL) (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC16M}	Oscillator (IRC16M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	16	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-4.0		+5.0	%
	IRC16M oscillator	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	-4.0		+5.0	/0
	Frequency accuracy,	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-2.0		+2.0	%
ACC	Factory-trimmed	$T_A = 0 ^{\circ}C \sim +85 ^{\circ}C^{(1)}$	-2.0		+2.0	70
ACC _{IRC16M}		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1.0		+1.0	%
	IRC16M oscillator					
	Frequency accuracy, User	_	_	0.5	_	%
	trimming step ⁽¹⁾					
Ducy _{IRC16M} (IRC16M oscillator duty	\\\\	45	50	55	%
2)	cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	40	50	55	%
I _{DDAIRC16M} ⁽¹⁾	IRC16M oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		66	80	
IDDAIRC16M\ /	current	$f_{HCLK} = f_{HXTAL_PLL} = 200 \text{ MHz}$	_	00	80	μΑ
. (1)	IRC16M oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		2.5	4	116
tsuirc _{16M} ⁽¹⁾	time	f _{HCLK} =f _{HXTAL_PLL} = 200 MHz		2.0	4	μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-18. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V		48		MHz
	IRC48M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-4.0	_	+5.0	%
	Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C } ^{(1)}$	-3.0	1	+3.0	%
ACCIRC48M	ractory-trimined	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 ^{\circ}\text{C}$	-2.0		+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_		0.12	l	%
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	V _{DD} = V _{DDA} = 3.3 V	45	50	55	%
I _{DDAIRC48M} ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 200 \text{ MHz}$		240	300	μΑ
t _{SUIRC48M} ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 200 \text{ MHz}$		2.5	4	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-19. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC32K} ⁽¹⁾	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	20	32	45	kHz
	(IRC32K) frequency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	20	32	40	KIIZ
(2)	IRC32K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		0.4	0.6	
IDDAIRC32K ⁽²⁾	current	$f_{HCLK} = f_{HXTAL_PLL} = 200 \text{ MHz}$		0.4	0.6	μA
tsuirc32K ⁽²⁾	IRC32K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V, } f_{HCLK} =$		110	150	
	time	$f_{HXTAL_PLL} = 200 \text{ MHz}$		110	130	μs

⁽¹⁾ Guaranteed by design, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	_	1	_	4	MHz
f _{PLLOUT} (2)	PLL output clock frequency	ı	100	_	500	MHz
f _{VCO} ⁽²⁾ PLL VCO output clock frequency	PLL VCO output clock	_	32		344	MHz
	frequency		02		544	1011 12
t _{LOCK} (2)	PLL lock time	VCO freq = 100 MHz	_	80	168	
		VCO freq = 500 MHz	_	100	300	μs

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.

GD32F450xxDatasheet

I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on V _{DDA}	VCO freq = 500 MHz		1100	l	μΑ
	Cycle to cycle Jitter(rms)		1	40	_	
Jitter _{PLL}	Cycle to cycle Jitter (peak to peak)	System clock		400		ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f_{PLLOUT} = 200 MHz.
- (4) Value given with main PLL running.

Table 4-21. PLLI2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLI2S input clock		4		4	NAL I-
IPLLIN'''	frequency		1		4	MHz
f _{PLLOUT} ⁽²⁾	PLLI2S output clock	_	100		500	MHz
IPLLOUT` '	frequency		100		500	IVIITZ
f _{VCO} ⁽²⁾ PLLI2S VCO output of frequency	PLLI2S VCO output clock		32		344	MHz
	frequency		32		344	IVII IZ
. (2)	DL LICC In all times	VCO freq = 100 MHz	_	80	168	
t _{LOCK} ⁽²⁾	PLLI2S lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} (1)(3)	Current consumption on	\/CO from = 500 MH=		4400		
IDDA(1)(6)	V_{DDA}	VCO freq = 500 MHz	_	1100	_	μA
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)		_	400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f_{PLLOUT} = 200 MHz.
- (4) Value given with main PLLI2S running.

Table 4-22. PLLSAI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLSAI input clock		1		4	MHz
IPLLIN' /	frequency	_	ı		4	IVII 1Z
f _{PLLOUT} ⁽²⁾	PLLSAI output clock	_	100		500	MHz
IPLLOUT\=/	frequency		100		500	IVITZ
f (2)	f _{VCO} ⁽²⁾ PLLSAI VCO output clock	32		344	MHz	
IVCO(-)	frequency	_	32		344	IVII IZ
t _{LOCK} (2)	PLLSAL lock time	VCO freq = 100 MHz	_	80	168	
"LOCK"	PLLSAI lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO frog = 500 MHz		1100		
IDDA	V_{DDA}	VCO freq = 500 MHz		1100	_	μA
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

⁽¹⁾ Based on characterization, not tested in production.



- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f_{PLLOUT} = 200 MHz.
- (4) Value given with main PLLSAI running.

Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{MOD}	Modulation frequency	_		_	10	KHz
Mdamp	Peak modulation amplitude	_	_	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP	_	_		_	210-1	_

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Equation 1: SSCG configuration equation:

 $\texttt{MODCNT} = \texttt{round}(f_{\texttt{PLLIN}}/4/f_{\texttt{mod}})$

 $MODSTEP = round(mdamp * PLLN * 2^{14}/(MODCNT * 100))$

The formula above (Equation 1) is SSCG configuration equation.

4.10. Memory characteristics

Table 4-24. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit
	Number of guaranteed					
PEcyc	program /erase cycles before	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	100	_	_	kcycles
	failure (Endurance)					
t _{RET}	Data retention time	_	_	20	_	years
t _{PROG}	Word programming time	$T_A = -40^{\circ}C \sim +85 ^{\circ}C$	_	37.5	180	μs
t _{ERASE16kB}	Sector(16kB) erase time		_	200	2000	
terase64kB	Sector(64kB) erase time	$T_A = -40^{\circ}C \sim +85 ^{\circ}C$	_	300	4000	ms
terase128kB	Sector(128kB) erase time		_	600	8000	
t _{MERASE(512K)}	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	2.4	32	s
t _{MERASE(1MB)}	Mass erase time	$T_A = -40^{\circ}C \sim +85 ^{\circ}C$	_	4.8	64	s
t _{MERASE(2MB)}	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	9.6	128	s
t _{MERASE(3MB)}	Mass erase time	$T_A = -40^{\circ}C \sim +85 ^{\circ}C$	_	14.4	192	s

⁽¹⁾ Based on characterization, not tested in production.

4.11. NRST pin characteristics

Table 4-25. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5	1	0.3 V _{DD}	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 2.6 \text{ V}$	0.7 V _{DD}	1	V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	360	1	mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	-0.5	_	0.3 V _{DD}	V


⁽²⁾ Guaranteed by design, not tested in production.



V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		0.7 V _{DD}		V _{DD} + 0.5	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	420		mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.3 V _{DD}	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	0.7 V _{DD}	1	V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	440		mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_		40		kΩ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-4. Recommended external NRST pin circuit



4.12. **GPIO** characteristics

Table 4-26. I/O port DC characteristics(1) (3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	Standard IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V		_	0.3 V _{DD}	V
VIL	5V-tolerant IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	_		0.3 V _{DD}	V
\/	Standard IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			٧
V _{IH}	5V-tolerant IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}		_	V
	Low level output voltage	V _{DD} = 2.6 V	_	_	0.17	
V _{OL}	for an IO Pin	V _{DD} = 3.3 V	_	_	0.16	V
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	_	0.16	
	Low level output voltage	V _{DD} = 2.6 V	_	_	0.46	
VoL	for an IO Pin	V _{DD} = 3.3 V	_	-	0.40	V
	$(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	_		0.40	
	High level output voltage	V _{DD} = 2.6 V	2.39		_	
Voн	for an IO Pin	V _{DD} = 3.3 V	3.12	_	_	V
	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	3.41	_	_	



	High level outp	ut voltage	V _{DD} = 2.6 V	2.05	_	_	
VoH	for an IO	Pin	V _{DD} = 3.3 V	2.84	_	_	V
	(I _{IO} = +20	mA)	V _{DD} = 3.6 V	3.12			
R _{PU} ⁽²⁾	Internal pull-up	All pins	V _{IN} = V _{SS}	30	40	50	۲.0
KPU(=)	resistor	PA10		7.5	10	13.5	kΩ
R _{PD} ⁽²⁾	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	1.0
KPD(=)	down resistor	PA10	_	7.5	10	13.5	kΩ


- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15 / Pl8. Since PC13 to PC15 and Pl8 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 and Pl8 should not exceed 2 MHz when they are in output mode (maximum load: 30 pF).

Table 4-27. I/O port AC characteristics(1)(2)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
GPIOx OSPD0->OSPDy[1:0] = 00	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	30	
(IO Speed = 2 MHz)	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	25	MHz
(10_0peed = 2 WHZ)	почистоу	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	15	
GPIOx_OSPD0->OSPDy[1:0] = 01	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	95	
(IO_Speed = 25 MHz)	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	80	MHz
(IO_Speed = 23 Wiriz)	rrequericy	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	50	
GPIOx_OSPD0->OSPDy[1:0] = 10	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	160	
	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	125	MHz
(IO_Speed = 50 MHz)	nequency	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	90	
GPIOx OSPD0->OSPDy[1:0] = 11	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	200	
(IO Speed = 200 MHz)	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	170	MHz
(10_5peeu = 200 MInz)	nequency	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	130	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits. Refer to the GD32F4xx user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in Figure 4-5, and maximum frequency cannot exceed 200 MHz.

Figure 4-5. I/O port AC characteristics definition





4.13. ADC characteristics

Table 4-28. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
$V_{IN}^{(1)}$	ADC input voltage range	_	0	_	V_{REF+}	V
V _{REF+} (2)	Positive Reference Voltage	_	2.6	_	V_{DDA}	V
V _{REF-} ⁽²⁾	Negative Reference Voltage	_	_	V_{SSA}	-	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	-	40	MHz
		12-bit	0.007	_	2.6	
f _S ⁽¹⁾	Compling rate	10-bit	0.008	_	3.1	MSP
IS(·)	Sampling rate	8-bit	0.01	_	3.6	S
		6-bit	0.011	_	4.4	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 3 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See <u>Equation 2</u>	_	_	52.1	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	l	0.55	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_		5.5	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 40 \text{ MHz}$	_	3.275	_	μS
t _s (2)	Sampling time	$f_{ADC} = 40 \text{ MHz}$	0.075	_	12	μS
		12-bit	_	15	_	
t _{CONV} (2)	Total conversion time (including	10-bit		13		1/ f _{ADC}
(CONV. /	sampling time)	8-bit		11		1/ IADC
		6-bit		9		
t _{SU} ⁽²⁾	Startup time	_			1	μS

⁽¹⁾ Based on characterization, not tested in production.

$$\textit{Equation 2} : \text{ R}_{\text{AIN}} \text{ max formula} \quad R_{AIN} < \frac{T_{s}}{f_{ADC^{*}C}{}_{ADC^{*}ln} \left(2^{N+2}\right)} - R_{ADC}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-29. ADC RAIN max for $f_{ADC} = 40 \text{ MHz}^{(2)}$

T _s (cycles)	t _s (us)	R _{AIN max} (KΩ)
3	0.075	0.85
15	0.375	6.5
28	0.7	12.6
55	1.375	25.2
84	2.1	38.8
112	2.8	51.9
144	3.6	N/A
480	12	N/A

⁽²⁾ Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-30. ADC dynamic accuracy at f_{ADC} = 30 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 30 MHz	10.5	10.6		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 2.6 \text{ V}$	65	65.6	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	65.5	66	_	dB
THD	Total harmonic distortion	kHz	-74	-76		иь
וחט	Total narmonic distortion	Temperature = 25 ℃	-/4	-76	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-31. ADC dynamic accuracy at f_{ADC} = 30 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 30 MHz	10.7	10.8		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	66.2	65.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	66.8	67.4	_	dB
TUD	Tatal havenania distantian	kHz	74	7.5		uБ
THD	Total harmonic distortion	Temperature = 25 ℃	-71	-75		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-32. ADC dynamic accuracy at f_{ADC} = 36 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 36 MHz	10.3	10.4		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	64.2	65	_	dB
THD	Total harmonic distortion	kHz	-70	-72		uБ
טווו	Total Harmonic distortion	Temperature = 25 ℃	-70	-12		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-33. ADC dynamic accuracy at $f_{ADC} = 40 \text{ MHz}^{(1)}$

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 40 MHz	9.9	10.0		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	61.4	62	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	62	62.4	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 ℃	-68	-70		uБ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-34. ADC static accuracy at f_{ADC} = 15 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 15 MHz	±2	±3	
DNL	Differential linearity error	f _{ADC} = 15 MHz	±0.9	±1.2	LSB
INL	Integral linearity error	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	±1.1	±1.5	



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

4.14. Temperature sensor characteristics

Table 4-35. Temperature sensor characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
T_L	VSENSE linearity with temperature		±1.5		°C
Avg_Slope	Average slope	_	4.1	_	mV/°C
V ₂₅	Voltage at 25 °C	_	1.45	_	V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1		μs

- (1) Based on characterization, not tested in production.
- (2) Shortest sampling time can be determined in the application by multiple iterations.

4.15. DAC characteristics

Table 4-36. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{REF+} ⁽²⁾	Positive Reference Voltage		2.6	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference			V _{SSA}		V
V KEF-	Voltage	_		VSSA		V
R _{LOAD} ⁽²⁾	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro ⁽²⁾	Impedance output	Impedance output with buffer OFF	_	_	15	kΩ
C _{LOAD} ⁽²⁾	Capacitive load	Capacitive load with buffer ON		_	50	pF
DAC_OUT	Lawren DAO OUT	Lower DAC_OUT voltage with buffer ON	0.2	_	-	٧
min ⁽²⁾	Lower DAC_OUT voltage	Lower DAC_OUT voltage with buffer OFF	0.5	_	_	mV
DAC_OUT	Himbon DAC OUT walkana	Higher DAC_OUT voltage with buffer ON	_	_	V _{DDA} -	٧
max ⁽²⁾	Higher DAC_OUT voltage	Higher DAC_OUT voltage with buffer OFF	_	_	V _{DDA} -	V
I _{DDA} ⁽¹⁾	DAC current consumption	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \; V$	_	_	500	
IDDAY	in quiescent mode	With no load, worst code(0xF1C) on the input, $V_{REF+} = 3.6 \text{ V}$	_	_	560	μА
IDDVREF+ ⁽¹⁾	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \; V$	_	86	_	μΑ



		With no load, worst				
		code(0xF1C) on the input,	_	298	_	
		V _{REF+} = 3.6 V				
DNL ⁽¹⁾	Differential non linearity	10-bit configuration	_	_	±0.5	LSB
DINL	Differential from fineality	12-bit configuration	_	_	±2	LOD
INI ⁽¹⁾	Integral non linearity	10-bit configuration	_	_	±1	1 CD
IINL	Integral non linearity	12-bit configuration	1	_	±4	LSB
Offset ⁽¹⁾	Offset error	Offset error DAC in 12-bit mode			±12	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	1	±0.5	_	%
T _{setting} (1)	Settling time	$C_{LOAD} \leqslant~50$ pF, $R_{LOAD} \geqslant~5$ k Ω	_	0.5	1	μs
T _{wakeup} ⁽²⁾	Wakeup from off state	_	_	5	10	μs
Lindata	Max frequency for a correct					
Update	DAC_OUT change from	$C_{LOAD} \leqslant~50$ pF, $R_{LOAD} \geqslant~5$ k Ω	_	_	4	MS/s
rate ⁽²⁾	code i to i±1LSB					
PSRR ⁽²⁾	Power supply rejection	No Province Cross=50 pE		-90	-75	dB
PSKK	ratio(to V _{DDA})	No R _{Load} , C _{LOAD} =50 pF		-90	-73	ub

⁽¹⁾ Based on characterization, not tested in production.

4.16. I2C characteristics

Table 4-37. I2C characteristics(1)(2)

Cumb al	Downworker	Canditions	Standar	d mode	Fast	mode	11:4
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t _{SCL(H)}	SCL clock high time		4.0	_	0.6	_	μs
t _{SCL(L)}	SCL clock low time		4.7	_	1.3	_	μs
t _{su(SDA)}	SDA setup time		2	_	0.8		μs
t _{h(SDA)}	SDA data hold time		250	_	250		ns
$t_{r(SDA/SCL)}$	SDA and SCL rise time		_	1000	20	300	ns
t _{f(SDA/SCL)}	SDA and SCL fall time		4	300	4	300	ns
t _{h(STA)}	Start condition hold time	_	4.0	_	0.6	_	μs
t _{s(STA)}	Repeated Start condition setup time		4.7		0.6		μs
t _{s(STO)}	Stop condition setup time	_	4.0	_	0.6		μs
t _{buff}	Stop to Start condition time (bus free)	_	4.7	_	1.3		μs


⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Test condition: GPIO_SPEED set 2 MHz and external pull-up resistor value is 1 kΩ when operate EEPROM with I2C.



Figure 4-6. I2C bus timing diagram



4.17. SPI characteristics

Table 4-38. Standard SPI characteristics (1)

	- Standard Of Tenaract	1		_		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_		30	MHz
t _{SCK(H)}	SCK clock high time	Master mode, f _{PCLKx} = 100 MHz, presc = 8	18	20	22	ns
t _{SCK(L)}	SCK clock low time	Master mode, $f_{PCLKx} = 100 \text{ MHz}$, presc = 8	18	20	22	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_	_	7	_	ns
t _{H(MO)}	Data output hold time	_	_	4	_	ns
t _{SU(MI)}	Data input setup time	_	1	_	_	ns
t _{H(MI)}	Data input hold time	_	0			ns
		SPI slave mode				
t _{SU(NSS)}	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	1	_	_	ns
t _{A(SO)}	Data output access time	_		9	_	ns
t _{DIS(SO)}	Data output disable time			8	_	ns
t _{V(SO)}	Data output valid time	_	_	10	_	ns
t _{H(SO)}	Data output hold time	_	_	10		ns
t _{SU(SI)}	Data input setup time	_	0			ns
t _{H(SI)}	Data input hold time	_	2	_	_	ns

⁽¹⁾ Based on characterization, not tested in production.



Figure 4-7. SPI timing diagram - master mode





Figure 4-8. SPI timing diagram - slave mode





4.18. I2S characteristics

Table 4-39. I2S characteristics(1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,		3.078		
fck	Clock frequency	Audio frequency = 96 kHz)		3.078		MHz
		Slave mode	_	10	_	
t _H	Clock high time		_	162	_	ns
t _L	Clock low time	_	_	163	_	ns
t _{V(WS)}	WS valid time	Master mode	_	2	_	ns
t _{H(WS)}	WS hold time	Master mode	_	2	_	ns
t _{SU(WS)}	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	3	_	_	ns
	I2S slave input clock duty	a				٥,
Ducy _(SCK)	cycle	Slave mode	_	50	_	%
t _{SU(SD_MR)}	Data input setup time	Master mode	0	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
t _{H(SD_MR)}	Data in a sthatd for a	Master receiver	1	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	3	_	_	ns
	B () () () ()	Slave transmitter		40		
t _{v(SD_ST)}	Data output valid time	(after enable edge)	_	12	_	ns
,	Data autouthald for	Slave transmitter		40		
t _{h(SD_ST)}	Data output hold time	(after enable edge)	_	10	_	ns
1	Data autoutualid Core	Master transmitter		40		
$t_{v(SD_MT)}$	Data output valid time	(after enable edge)		10		ns
	Data autouthald the	Master transmitter		7	_	
t _{h(SD_MT)}	Data output hold time	(after enable edge)		7		ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Figure 4-9. I2S timing diagram - master mode





Figure 4-10. I2S timing diagram - slave mode





4.19. USART characteristics

Table 4-40. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 100 MHz	_		50	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 100 MHz	5.8	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 100 MHz	5.8	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.20. SDIO characteristics

Table 4-41. SDIO characteristics(1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP} ⁽³⁾	Clock frequency in data transfer mode		0	_	48	MHz
t _{W(CKL)} (3)	Clock low time	f_{pp} = 48 MHz	10.5	11	_	ns
tw(CKH) (3)	Clock high time	f _{pp} = 48 MHz	9.5	10	_	ns
	CMD, D inputs (referenced to C	K) in MMC and SI	O HS mo	de		
t _{ISU} ⁽⁴⁾	Input setup time HS	$f_{pp} = 48 \text{ MHz}$	4	_	_	ns
t _{IH} ⁽⁴⁾	Input hold time HS	$f_{pp} = 48 \text{ MHz}$	3	_	_	ns
	CMD, D outputs (referenced to C	CK) in MMC and S	D HS mo	de		
t _{OV} ⁽³⁾	Output valid time HS	$f_{pp} = 48 \text{ MHz}$		_	13.8	ns
t _{OH} ⁽³⁾	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_		ns
	CMD, D inputs (referenced t	to CK) in SD defau	ult mode			
t _{ISUD} (4)	Input setup time SD	$f_{pp} = 24 \text{ MHz}$	3	_	_	ns
t _{IHD} (4)	Input hold time SD	$f_{pp} = 24 \text{ MHz}$	3	_	_	ns
	CMD, D outputs (referenced	to CK) in SD defa	ult mode			
t _{OVD} ⁽³⁾	Output valid default time SD	$f_{pp} = 24 \text{ MHz}$	_	2.4	2.8	ns
t _{OHD} (3)	Output hold default time SD	$f_{pp} = 24 \text{ MHz}$	0.8		_	ns

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.21. CAN characteristics

Refer to <u>Table 4-26. I/O port DC characteristics(1)</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

⁽²⁾ Capacitive load $C_L = 30 \text{ pF}$.

 $^{(3) \}quad \text{Based on characterization, not tested in production.}$

⁽⁴⁾ Guaranteed by design, not tested in production.



4.22. USBFS characteristics

Table 4-42. USBFS start up time

Symbol	Parameter	Max	Unit
tstartup ⁽¹⁾	USBFS startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-43. USBFS DC electrical characteristics

Symb	ool	Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBFS operating voltage	_	3		3.6	
Input	V_{DI}	Differential input sensitivity	_	0.2	_	_	V
levels ⁽¹⁾	V_{CM}	Differential common mode range	Includes V _{DI} range	8.0	1	2.5	V
	V_{SE}	Single ended receiver threshold	_	1.3		2.0	
Output	V _{OL}	Static output level low	$R_L of \ 1.0 \ k\Omega$ to $3.6 \ V$	_	0.06	0.3	V
levels (2)	Vон	Static output level high	R_L of 15 $k\Omega$ to V_{SS}	2.8	3.3	3.6	V
		PA11, PA12(USBFS_DM/DP)		17	21	25	
R _{PD} ((2)	PB14, PB15(USBHS_ DM/DP)	V _{IN} = V _{DD}	17 21 25		25	
KPD	/	PA9(USBFS_VBUS)	VIN = VDD	0.72	0.9	1.1	
		PB13(USBHS_VBUS)		0.72	0.9	1.1	kΩ
		PA11, PA12(USBFS_DM/DP)		1.2	1.5	1.8	K12
R _{PU} ⁽²⁾		PB14, PB15(USBHS_ DM/DP)	$V_{IN} = V_{SS}$	1.2	1.5	1.0	
INPU'	. ,	PA9(USBFS_VBUS)	VIN - VSS	0.24	0.3	0.33	
		PB13(USBHS_VBUS)		0.24	0.5	0.33	


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-44. USBFS full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4	_	20	ns
t _F	Fall time	CL = 50 pF	4	_	20	ns
t _{RFM}	Rise/ fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage		1.3	_	2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-11. USBFS timings: definition of data signal rise and fall time



⁽²⁾ Based on characterization, not tested in production.



4.23. USBHS characteristics

Table 4-45. USBHS clock timing parameters⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	USBHS operating voltage	USBHS operating voltage 3.0 —		3.6	V
fhclk	f _{HCLK} value to guarantee proper	30	_		MHz
	operation of USBHS interface				IVIITZ
F _{START_8BIT}	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
F _{STEADY}	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz
D _{START_8BIT}	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
DSTEADY	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-46. USB-ULPI Dynammic characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time			2	ns
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5			ns
t _{SD}	Data in setup time	_	_	2	ns
t _{HD}	Data in hold time	0		_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.24. EXMC characteristics

Table 4-47. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	24	26	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	0		ns
t _{w(NOE)}	EXMC_NOE low time	24	26	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0		ns
$t_{v(A_NE)}$	EXMC_NEx low to EXMC_A valid	0	ı	ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0		ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	19		ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	19		ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0		ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	1	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4	6	ns

⁽¹⁾ $C_L = 30 pF$.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 200 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



Table 4-48. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	14	16	ns
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	4	_	ns
t _{w(NWE)}	EXMC_NWE low time	4	6	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4	6	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	-	ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	1	ns
$t_{w(NADV)}$	EXMC_NADV low time	4	6	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	9	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4		ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	0	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	4	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-49. Asynchronous multiplexed PSRAM/NOR read timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	34	36	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	14	_	ns
$t_{w(NOE)}$	EXMC_NOE low time	19	21	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{h(BL_NOE)}	EXMC_BL hold time after EXMC_NOE high	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	19	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	19	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4	6	ns
T _{h(AD_NADV)}	EXMC_AD(adress) valid hold time after EXMC_NADV high	4	6	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-50. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	24	26	ns

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: $f_{HCLK} = 200 \text{ MHz}$, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

 $^{(3) \}quad \text{Based on configure: } f_{\text{HCLK}} = 200 \text{ MHz, } \\ \text{AddressSetupTime} = 0, \\ \text{AddressHoldTime} = 1, \\ \text{DataSetupTime} = 1.$



t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	4		ns
t _{w(NWE)}	EXMC_NWE low time	14	16	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0		ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	1	ns
t _{w(NADV)}	EXMC_NADV low time	4	6	ns
4	EXMC_AD(address) valid hold time after	4	_	
t _{h(AD_NADV)}	EXMC_NADV high	4		ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4	1	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4		ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	4	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	4	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-51. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	20	-	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	9		ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	ı	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	ı	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	1	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	9	ı	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	1	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	9	1	ns
t _{d(CLKL-ADV)}	EXMC_CLK low to EXMC_AD valid	0	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0		ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-52. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	20	ı	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	9	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	9	_	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 200 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

^{(3) (}Based on configure: f_{HCLK} = 200 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC CLK is 4 divided by HCLK); Data Latency = 1.

GD32F450xxDatasheet

t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	9	ı	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	1	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	ı	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f_{HCLK} = 200 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-53. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	20		ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	9	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0		ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	9	1	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	9		ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f_{HCLK} = 200 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-54. Synchronous non-multiplexed PSRAM write timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	20	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	1	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	9	ı	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	ı	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	9		ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	9	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f_{HCLK} = 200 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



4.25. TIMER characteristics

Table 4-55. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time		1		t _{TIMERx} CLK
t _{res}	Timer resolution time	f _{TIMERxCLK} = 200 MHz	5	_	ns
ı	Times automodule de francisco	_	0	f _{TIMERxCLK} /2	MHz
f _{EXT}	Timer external clock frequency	f _{TIMERxCLK} = 200 MHz	0	100	MHz
	Timer resolution	TIMERx (except		16	hit
RES		TIMER1 & TIMER4)		10	bit
		TIMER1 & TIMER4	_	32	bit
4	16-bit counter clock period	_	1	65536	t _{TIMERxCLK}
tCOUNTER	when internal clock is selected	f _{TIMERxCLK} = 200 MHz	0.005	327.68	μs
	Maximum nagaible count	_	_	65536x65536	t _{TIMERx} CLK
tmax_count	Maximum possible count	f _{TIMERxCLK} = 200 MHz	_	21.47	S

⁽¹⁾ Guaranteed by design, not tested in production.

4.26. DCI characteristics

Table 4-56. DCI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCI_PIXCLK /fHCLK		0.4	
DCI_PIXCLK	Pixel clock input	_	80	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2.5		ns
th(DATA)	Data output valid time	1		ns
tsu(HSYNC)	DCI_HS input setup time	2		ns
tsu(VSYNC)	DCI_VS input setup time	2		ns
th(HSYNC)	DCI_HS input hold time	0.5	_	ns
th(VSYNC)	DCI_VS input hold time	0.5	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.



4.27. WDGT characteristics

Table 4-57. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)

		· · · · · · · · · · · · · · · · · · ·	, , , , , , , , , , , , , , , , , , ,	
Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.125	512	
1/8	001	0.25	1024	
1/16	010	0.5	2048	
1/32	011	1.0	4096	ms
1/64	100	2.0	8192	
1/128	101	4.0	16384	
1/256	110 or 111	8.0	32768	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-58. WWDGT min-max timeout value at 50 MHz (f_{PCLK1})⁽¹⁾

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	81.92		5.24	
1/2	01	163.84		10.49	
1/4	10	327.68	μs	20.97	ms
1/8	11	655.36		41.94	

⁽¹⁾ Guaranteed by design, not tested in production.

4.28. Parameter conditions

Unless otherwise specified, all values given for VDD = VDDA = 3.3 V, $TA = 25 \, ^{\circ}\text{C}$.



5. Package information

5.1. BGA176 package outline dimensions

Figure 5-1. BGA176 package outline






Table 5-1. BGA176 package dimensions

Symbol	Min	Тур	Max
А			0.89
A1	0.13	0.18	0.23
A2	0.53	0.58	0.63
A3		0.45 BASIC	
С	0.10	0.13	0.16
D	9.90	10.00	10.10
D1	9.10 BASIC		
E	9.90	10.00	10.10
E1	9.10 BASIC		
е	0.65 BASIC		
L		0.325 REF	
b	0.20	0.25	0.30
aaa	0.10		
ccc	0.20		
ddd	0.08		
eee	0.15		
ffff	0.08		

5.2. LQFP144 package outline dimensions

Figure 5-2. LQFP144 package outline






Table 5-2. LQFP144 package dimensions

Symbol	Min	Тур	Max
А	_		1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	21.80	22.0	22.20
D1	19.90	20.0	20.10
Е	21.80	22.0	22.20
E1	19.90	20.0	20.10
θ	0°	3.5°	7°
С	0.13		0.17
c1	0.12	0.13	0.14
L	0.45	_	0.75
L1	_	1.0 REF	_
b	0.18	_	0.26
b1	0.17	0.20	0.23
е	_	0.50 BSC	<u> </u>

(Original dimensions are in millimeters)



5.3. LQFP100 package outline dimensions

Figure 5-3. LQFP100 package outline




Table 5-3. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	15.80	16.0	16.20
D1	13.90	14.0	14.10
E	15.80	16.0	16.20
E1	13.90	14.0	14.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	0.6	0.75
L1	_	1.0 REF	_
b	0.18	0.20	0.26
b1	0.17	0.20	0.23
eB	15.05	_	15.35



Symbol	Min	Тур	Max
е	_	0.50 BSC	_

(Original dimensions are in millimeters)

5.4. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " Θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

Θ JA: Thermal resistance, junction-to-ambient.

⊕ JB: Thermal resistance, junction-to-board.

 Θ _{JC}: Thermal resistance, junction-to-case.

 Ψ_{JB} : Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

$$\Theta_{JA} = (T_J - T_A)/P_D$$

$$\Theta_{JB} = (T_J - T_B)/P_D$$

$$\Theta_{JC} = (T_J - T_C)/P_D$$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 $_{\rm JA}$ represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower $_{\rm JA}$ can be considerate as better overall thermal performance. $_{\rm JA}$ is generally used to estimate junction temperature.

 Θ JB is used to measure the heat flow resistance between the chip surface and the PCB board. Θ JC represents the thermal resistance between the chip surface and the package top case. Θ JC is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-4. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
	T _A = 85°C, Natural convection, 2S2P	BGA176	45.02	
[⊙] JA		LQFP144	48.76	°C/W
	PCB	LQFP100	57.42	
	T _A = 25°C, Cold plate, 2S2P PCB	BGA176	26.55	
⊕ JB		LQFP144	35.00	°C/W
		LQFP100	31.68	
		BGA176	9.93	
ΘΊC	T _A = 25°C, Cold plate, 2S2P PCB	LQFP144	12.03	°C/W
		LQFP100	13.85	
Ψјв	T _A = 85°C, Natural convection, 2S2P	BGA176	28.31	°C/W



GD32F450xxDatasheet

Symbol	Condition	Package	Value	Unit
	PCB	LQFP144	35.32	
		LQFP100	41.28	
	T. 05°C Natural convention 2020	BGA176	0.69	
Ψ JT	T _A = 85°C, Natural convection, 2S2P PCB	LQFP144	1.86	°C/W
	PCB	LQFP100		

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32F450xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F450VET6	512	LQFP100	Green	Industrial -40°C to +85°C
GD32F450VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F450VIT6	2048	LQFP100	Green	Industrial -40°C to +85°C
GD32F450VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F450ZET6	512	LQFP144	Green	Industrial -40°C to +85°C
GD32F450ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F450ZIT6	2048	LQFP144	Green	Industrial -40°C to +85°C
GD32F450ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C
GD32F450IGH6	1024	BGA176	Green	Industrial -40°C to +85°C
GD32F450IIH6	2048	BGA176	Green	Industrial -40°C to +85°C
GD32F450IKH6	3072	BGA176	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Oct. 25, 2016
1.1	Pin alternate functions summary updated	Oct. 29, 2016
1.2	Repair history accumulation error	Jan.24, 2018
2.0	Repair history accumulation error and electrical characteristics updated	May.19, 2020
2.1	 Update BGA176 parameter A max in Table 5-1. BGA176 package dimensions, the value changes from 0.84mm to 0.89mm Update Memory characteristics in Table 4-24. Flash memory characteristics. Modify the DCMI to DCI in chapter DCI characteristics. Modify LDO in run mode to LDO in normal power and normal driver mode, LDO in low power mode to LDO in normal power and low driver mode, Main LDO in under drive mode to LDO in low power and normal drive mode, Low Power LDO in under driver mode to LDO in low power and low drive mode in Table 4-7. Power consumption characteristics (2)(3)(4)(5). Modify the second DAC_OUT min to DAC_OUT max in Table 4-36. DAC characteristics. Changed the range of TsTg from -55-+150°C to -65-150°C in Table 4-1. Absolute maximum ratings(1) (4). Delete Fast mode Plus and add parameter ts(STA), ts(STO) and tbuff, update I2C Timing diagram in I2C characteristics. Update the SPI Timing diagram in chapter SPI characteristics. 	May.31, 2021
2.2	Correct the value of VREF+ in <u>Table 4-28. ADC</u> <u>characteristics</u>	Oct.18, 2021



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assu me any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal in struments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice - All rights reserved