Skip to content


  • 1 discussion answered


@efabless @AUCOHL
Block or Report

Block or report donn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse


  1. A complete Open Source Design for Testing (DFT) Solution

    Swift 65 13

  2. Standard Cell Library based Memory Compiler using FF/Latch cells

    Verilog 53 21

  3. Oak.js Public

    Online RISC-V/MIPS Assembler & Simulator

    JavaScript 9 2

  4. OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

    Verilog 628 229

815 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

July 2022

Created 1 commit in 1 repository
Reviewed 1 pull request in 1 repository
The-OpenROAD-Project/OpenLane 1 pull request

Seeing something unexpected? Take a look at the GitHub profile guide.