Prevent this user from interacting with your repositories and sending you notifications.
Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior.
Learn more about reporting abuse.
A complete Open Source Design for Testing (DFT) Solution
Standard Cell Library based Memory Compiler using FF/Latch cells
Online RISC-V/MIPS Assembler & Simulator
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
~ Fixed issue where run_magic_antenna_check would fail to run after regression in #864
~ Fixed issue where run_magic_antenna_check processed output…
Based on The-OpenROAD-Project/OpenLane#695.
A tlef/def combo reports DRC errors when run with Magic, but running DRC on said GDS file returns 0 er…
Seeing something unexpected? Take a look at the
GitHub profile guide.